SYS-OSS/FRET-qemu
4
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Add some chipset doc links

Browse Source 
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
This commit is contained in:
Blue Swirl 2009-10-13 18:56:27 +00:00
parent 6a8a280364
commit 930f3fe11f
2 changed files with 17 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
hw/apb_pci.c
View File

@ -39,6 +39,15 @@ do { printf("APB: " fmt , ## __VA_ARGS__); } while (0)
#define APB_DPRINTF(fmt, ...) #define APB_DPRINTF(fmt, ...)
#endif #endif
/*
* Chipset docs:
* PBM: "UltraSPARC IIi User's Manual",
* http://www.sun.com/processors/manuals/805-0087.pdf
*
* APB: "Advanced PCI Bridge (APB) User's Manual",
* http://www.sun.com/processors/manuals/805-1251.pdf
*/
typedef target_phys_addr_t pci_addr_t; typedef target_phys_addr_t pci_addr_t;
#include "pci_host.h" #include "pci_host.h"

8
hw/m48t59.c
View File

@ -41,6 +41,14 @@
* alarm and a watchdog timer and related control registers. In the * alarm and a watchdog timer and related control registers. In the
* PPC platform there is also a nvram lock function. * PPC platform there is also a nvram lock function.
*/ */
/*
* Chipset docs:
* http://www.st.com/stonline/products/literature/ds/2410/m48t02.pdf
* http://www.st.com/stonline/products/literature/ds/2411/m48t08.pdf
* http://www.st.com/stonline/products/literature/od/7001/m48t59y.pdf
*/
struct m48t59_t { struct m48t59_t {
/* Model parameters */ /* Model parameters */
uint32_t type; // 2 = m48t02, 8 = m48t08, 59 = m48t59 uint32_t type; // 2 = m48t02, 8 = m48t08, 59 = m48t59