Stefan Hajnoczi 
							
						 
					 
					
						
						
						
						
							
						
						
							d7754940d7 
							
						 
					 
					
						
						
							
							*: Delete checks for old host definitions  
						
						... 
						
						
						
						tcg/loongarch64: Generate LSX instructions
 fpu: Add conversions between bfloat16 and [u]int8
 fpu: Handle m68k extended precision denormals properly
 accel/tcg: Improve cputlb i/o organization
 accel/tcg: Simplify tlb_plugin_lookup
 accel/tcg: Remove false-negative halted assertion
 tcg: Add gvec compare with immediate and scalar operand
 tcg/aarch64: Emit BTI insns at jump landing pads
 -----BEGIN PGP SIGNATURE-----
 
 iQFRBAABCgA7FiEEekgeeIaLTbaoWgXAZN846K9+IV8FAmUF4VIdHHJpY2hhcmQu
 aGVuZGVyc29uQGxpbmFyby5vcmcACgkQZN846K9+IV8wOwf+I9qNus2kV3yQxpuU
 2hqYuLXvH96l9vbqaoyx7hyyJTtrqytLGCMPmQKUdtBGtO6z7PnLNDiooGcbO+gw
 2gdfw3Q//JZUTdx+ZSujUksV0F96Tqu0zi4TdJUPNIwhCrh0K8VjiftfPfbynRtz
 KhQ1lNeO/QzcAgzKiun2NyqdPiYDmNuEIS/jYedQwQweRp/xQJ4/x8DmhGf/OiD4
 rGAcdslN+RenqgFACcJ2A1vxUGMeQv5g/Cn82FgTk0cmgcfAODMnC+WnOm8ruQdT
 snluvnh/2/r8jIhx3frKDKGtaKHCPhoCS7GNK48qejxaybvv3CJQ4qsjRIBKVrVM
 cIrsSw==
 =cTgD
 -----END PGP SIGNATURE-----
Merge tag 'pull-tcg-20230915-2' of https://gitlab.com/rth7680/qemu  into staging
*: Delete checks for old host definitions
tcg/loongarch64: Generate LSX instructions
fpu: Add conversions between bfloat16 and [u]int8
fpu: Handle m68k extended precision denormals properly
accel/tcg: Improve cputlb i/o organization
accel/tcg: Simplify tlb_plugin_lookup
accel/tcg: Remove false-negative halted assertion
tcg: Add gvec compare with immediate and scalar operand
tcg/aarch64: Emit BTI insns at jump landing pads
[Resolved conflict between CPUINFO_PMULL and CPUINFO_BTI.
--Stefan]
* tag 'pull-tcg-20230915-2' of https://gitlab.com/rth7680/qemu : (39 commits)
  tcg: Map code_gen_buffer with PROT_BTI
  tcg/aarch64: Emit BTI insns at jump landing pads
  util/cpuinfo-aarch64: Add CPUINFO_BTI
  tcg: Add tcg_out_tb_start backend hook
  fpu: Handle m68k extended precision denormals properly
  fpu: Add conversions between bfloat16 and [u]int8
  accel/tcg: Introduce do_st16_mmio_leN
  accel/tcg: Introduce do_ld16_mmio_beN
  accel/tcg: Merge io_writex into do_st_mmio_leN
  accel/tcg: Merge io_readx into do_ld_mmio_beN
  accel/tcg: Replace direct use of io_readx/io_writex in do_{ld,st}_1
  accel/tcg: Merge cpu_transaction_failed into io_failed
  plugin: Simplify struct qemu_plugin_hwaddr
  accel/tcg: Use CPUTLBEntryFull.phys_addr in io_failed
  accel/tcg: Split out io_prepare and io_failed
  accel/tcg: Simplify tlb_plugin_lookup
  target/arm: Use tcg_gen_gvec_cmpi for compare vs 0
  tcg: Add gvec compare with immediate and scalar operand
  tcg/loongarch64: Implement 128-bit load & store
  tcg/loongarch64: Lower rotli_vec to vrotri
  ...
Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com> 
						
						
					 
					
						2023-09-19 13:20:54 -04:00 
						 
				 
			
				
					
						
							
							
								Richard Henderson 
							
						 
					 
					
						
						
						
						
							
						
						
							095859e5d9 
							
						 
					 
					
						
						
							
							util/cpuinfo-aarch64: Add CPUINFO_BTI  
						
						... 
						
						
						
						Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org> 
						
						
					 
					
						2023-09-16 14:57:16 +00:00 
						 
				 
			
				
					
						
							
							
								Richard Henderson 
							
						 
					 
					
						
						
						
						
							
						
						
							055c99015a 
							
						 
					 
					
						
						
							
							host/include/aarch64: Implement clmul.h  
						
						... 
						
						
						
						Detect PMULL in cpuinfo; implement the accel hook.
Acked-by: Ard Biesheuvel <ardb@kernel.org>
Tested-by: Ard Biesheuvel <ardb@kernel.org>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org> 
						
						
					 
					
						2023-09-15 13:57:00 +00:00 
						 
				 
			
				
					
						
							
							
								Michael Tokarev 
							
						 
					 
					
						
						
						
						
							
						
						
							d02d06f8f1 
							
						 
					 
					
						
						
							
							util: spelling fixes  
						
						... 
						
						
						
						Signed-off-by: Michael Tokarev <mjt@tls.msk.ru>
Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Message-ID: <20230823065335.1919380-3-mjt@tls.msk.ru>
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> 
						
						
					 
					
						2023-08-31 19:47:43 +02:00 
						 
				 
			
				
					
						
							
							
								Richard Henderson 
							
						 
					 
					
						
						
						
						
							
						
						
							8d97f28e36 
							
						 
					 
					
						
						
							
							host/include/aarch64: Implement aes-round.h  
						
						... 
						
						
						
						Detect AES in cpuinfo; implement the accel hooks.
Signed-off-by: Richard Henderson <richard.henderson@linaro.org> 
						
						
					 
					
						2023-07-08 07:30:17 +01:00 
						 
				 
			
				
					
						
							
							
								Richard Henderson 
							
						 
					 
					
						
						
						
						
							
						
						
							0dd0c7fa20 
							
						 
					 
					
						
						
							
							util: Add cpuinfo-aarch64.c  
						
						... 
						
						
						
						Move the code from tcg/.  The only use of these bits so far
is with respect to the atomicity of tcg operations.
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org> 
						
						
					 
					
						2023-05-23 16:51:18 -07:00