 378e43fa72
			
		
	
	
		378e43fa72
		
	
	
	
	
		
			
			After the original Zicond support was stuck/fell through the cracks on the mailing list at v3 (and a different implementation was merged in the meanwhile), we need to refactor Zicond to prepare it to be reused by XVentanaCondOps. This commit lifts the common logic out into gen_czero and uses this via gen_logic and 2 helper functions (effectively partial closures). Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Philipp Tomsich <philipp.tomsich@vrull.eu> Acked-by: Alistair Francis <alistair.francis@wdc.com> Message-Id: <20230307180708.302867-2-philipp.tomsich@vrull.eu> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
		
			
				
	
	
		
			56 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
			
		
		
	
	
			56 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
| /*
 | |
|  * RISC-V translation routines for the Zicond Standard Extension.
 | |
|  *
 | |
|  * Copyright (c) 2020-2023 PLCT Lab
 | |
|  * Copyright (c) 2022 VRULL GmbH.
 | |
|  *
 | |
|  * This program is free software; you can redistribute it and/or modify it
 | |
|  * under the terms and conditions of the GNU General Public License,
 | |
|  * version 2 or later, as published by the Free Software Foundation.
 | |
|  *
 | |
|  * This program is distributed in the hope it will be useful, but WITHOUT
 | |
|  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 | |
|  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 | |
|  * more details.
 | |
|  *
 | |
|  * You should have received a copy of the GNU General Public License along with
 | |
|  * this program.  If not, see <http://www.gnu.org/licenses/>.
 | |
|  */
 | |
| 
 | |
| #define REQUIRE_ZICOND(ctx) do {          \
 | |
|     if (!ctx->cfg_ptr->ext_zicond) {      \
 | |
|         return false;                     \
 | |
|     }                                     \
 | |
| } while (0)
 | |
| 
 | |
| /* Emits "$rd = ($rs2 <cond> $zero) ? $zero : $rs1" */
 | |
| static void gen_czero(TCGv dest, TCGv src1, TCGv src2, TCGCond cond)
 | |
| {
 | |
|     TCGv zero = tcg_constant_tl(0);
 | |
|     tcg_gen_movcond_tl(cond, dest, src2, zero, zero, src1);
 | |
| }
 | |
| 
 | |
| static void gen_czero_eqz(TCGv dest, TCGv src1, TCGv src2)
 | |
| {
 | |
|     gen_czero(dest, src1, src2, TCG_COND_EQ);
 | |
| }
 | |
| 
 | |
| static void gen_czero_nez(TCGv dest, TCGv src1, TCGv src2)
 | |
| {
 | |
|     gen_czero(dest, src1, src2, TCG_COND_NE);
 | |
| }
 | |
| 
 | |
| static bool trans_czero_eqz(DisasContext *ctx, arg_r *a)
 | |
| {
 | |
|     REQUIRE_ZICOND(ctx);
 | |
| 
 | |
|     return gen_logic(ctx, a, gen_czero_eqz);
 | |
| }
 | |
| 
 | |
| static bool trans_czero_nez(DisasContext *ctx, arg_r *a)
 | |
| {
 | |
|     REQUIRE_ZICOND(ctx);
 | |
| 
 | |
|     return gen_logic(ctx, a, gen_czero_nez);
 | |
| }
 |