Luc Michel 3bb0b03897 intc/arm_gic: Implement GICD_ISACTIVERn and GICD_ICACTIVERn registers
Implement GICD_ISACTIVERn and GICD_ICACTIVERn registers in the GICv2.
Those registers allow to set or clear the active state of an IRQ in the
distributor.

Signed-off-by: Luc Michel <luc.michel@greensocs.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Message-id: 20180727095421.386-3-luc.michel@greensocs.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2018-08-14 17:17:19 +01:00
..
2017-09-27 11:35:59 +01:00
2016-05-19 16:42:29 +02:00
2016-06-07 18:19:23 +03:00
2016-05-19 16:42:29 +02:00
2016-05-19 16:42:29 +02:00
2018-06-28 19:05:37 +02:00
2017-12-18 17:07:03 +03:00
2016-05-19 16:42:29 +02:00
2016-01-29 15:07:22 +00:00
2018-02-26 12:55:26 +01:00
2018-07-16 11:18:09 +10:00
2016-01-29 15:07:24 +00:00