Alexandra Diupina 3db74afec3 hw/intc/arm_gicv3_cpuif: Add cast to match the documentation
The result of 1 << regbit with regbit==31 has a 1 in the 32nd bit.
When cast to uint64_t (for further bitwise OR), the 32 most
significant bits will be filled with 1s. However, the documentation
states that the upper 32 bits of ICH_AP[0/1]R<n>_EL2 are reserved.

Add an explicit cast to match the documentation.

Found by Linux Verification Center (linuxtesting.org) with SVACE.

Cc: qemu-stable@nongnu.org
Fixes: c3f21b065a ("hw/intc/arm_gicv3_cpuif: Support vLPIs")
Signed-off-by: Alexandra Diupina <adiupina@astralinux.ru>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2024-10-15 11:29:45 +01:00
..
2024-05-03 15:47:47 +02:00
2024-05-03 15:47:47 +02:00
2024-10-01 14:58:07 +01:00
2024-10-01 14:44:42 +01:00
2024-10-03 19:33:23 +02:00
2024-10-01 14:41:10 +01:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2024-10-03 19:33:23 +02:00
2024-10-03 19:33:23 +02:00
2024-10-01 09:02:05 +02:00
2024-10-03 17:26:06 +03:00
2024-10-03 19:33:23 +02:00
2024-10-03 17:26:05 +03:00
2024-10-03 19:33:23 +02:00
2024-10-01 14:40:59 +01:00
2024-10-03 19:33:23 +02:00
2024-10-01 14:57:13 +01:00
2024-10-01 14:56:27 +01:00
2024-10-03 19:33:23 +02:00