b14d064962
The 'LGPL-2.0+' license identifier has been deprecated since license list version 2.0rc2 [1] and replaced by the 'LGPL-2.0-or-later' [2] tag. [1] https://spdx.org/licenses/LGPL-2.0+.html [2] https://spdx.org/licenses/LGPL-2.0-or-later.html Mechanical patch running: $ sed -i -e s/LGPL-2.0+/LGPL-2.0-or-later/ \ $(git grep -l 'SPDX-License-Identifier: LGPL-2.0+$') Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Reviewed-by: Thomas Huth <thuth@redhat.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Michael Tokarev <mjt@tls.msk.ru>
50 lines
1.5 KiB
C
50 lines
1.5 KiB
C
/*
|
|
* Sparc cpu parameters for qemu.
|
|
*
|
|
* SPDX-License-Identifier: LGPL-2.0-or-later
|
|
*/
|
|
|
|
#ifndef SPARC_CPU_PARAM_H
|
|
#define SPARC_CPU_PARAM_H
|
|
|
|
#ifdef TARGET_SPARC64
|
|
# define TARGET_LONG_BITS 64
|
|
# define TARGET_PAGE_BITS 13 /* 8k */
|
|
# define TARGET_PHYS_ADDR_SPACE_BITS 41
|
|
# ifdef TARGET_ABI32
|
|
# define TARGET_VIRT_ADDR_SPACE_BITS 32
|
|
# else
|
|
# define TARGET_VIRT_ADDR_SPACE_BITS 44
|
|
# endif
|
|
#else
|
|
# define TARGET_LONG_BITS 32
|
|
# define TARGET_PAGE_BITS 12 /* 4k */
|
|
# define TARGET_PHYS_ADDR_SPACE_BITS 36
|
|
# define TARGET_VIRT_ADDR_SPACE_BITS 32
|
|
#endif
|
|
|
|
/*
|
|
* From Oracle SPARC Architecture 2015:
|
|
*
|
|
* Compatibility notes: The PSO memory model described in SPARC V8 and
|
|
* SPARC V9 compatibility architecture specifications was never implemented
|
|
* in a SPARC V9 implementation and is not included in the Oracle SPARC
|
|
* Architecture specification.
|
|
*
|
|
* The RMO memory model described in the SPARC V9 specification was
|
|
* implemented in some non-Sun SPARC V9 implementations, but is not
|
|
* directly supported in Oracle SPARC Architecture 2015 implementations.
|
|
*
|
|
* Therefore always use TSO in QEMU.
|
|
*
|
|
* D.5 Specification of Partial Store Order (PSO)
|
|
* ... [loads] are followed by an implied MEMBAR #LoadLoad | #LoadStore.
|
|
*
|
|
* D.6 Specification of Total Store Order (TSO)
|
|
* ... PSO with the additional requirement that all [stores] are followed
|
|
* by an implied MEMBAR #StoreStore.
|
|
*/
|
|
#define TCG_GUEST_DEFAULT_MO (TCG_MO_LD_LD | TCG_MO_LD_ST | TCG_MO_ST_ST)
|
|
|
|
#endif
|