806c64b7b0
Now that we have added a PRCI node, update existing UART and ethernet nodes to reference PRCI as their clock sources, to keep in sync with the Linux kernel device tree. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
92 lines
2.7 KiB
C
92 lines
2.7 KiB
C
/*
|
|
* QEMU SiFive U PRCI (Power, Reset, Clock, Interrupt) interface
|
|
*
|
|
* Copyright (c) 2019 Bin Meng <bmeng.cn@gmail.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2 or later, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef HW_SIFIVE_U_PRCI_H
|
|
#define HW_SIFIVE_U_PRCI_H
|
|
|
|
#define SIFIVE_U_PRCI_HFXOSCCFG 0x00
|
|
#define SIFIVE_U_PRCI_COREPLLCFG0 0x04
|
|
#define SIFIVE_U_PRCI_DDRPLLCFG0 0x0C
|
|
#define SIFIVE_U_PRCI_DDRPLLCFG1 0x10
|
|
#define SIFIVE_U_PRCI_GEMGXLPLLCFG0 0x1C
|
|
#define SIFIVE_U_PRCI_GEMGXLPLLCFG1 0x20
|
|
#define SIFIVE_U_PRCI_CORECLKSEL 0x24
|
|
#define SIFIVE_U_PRCI_DEVICESRESET 0x28
|
|
#define SIFIVE_U_PRCI_CLKMUXSTATUS 0x2C
|
|
|
|
/*
|
|
* Current FU540-C000 manual says ready bit is at bit 29, but
|
|
* freedom-u540-c000-bootloader codes (ux00prci.h) says it is at bit 31.
|
|
* We have to trust the actual code that works.
|
|
*
|
|
* see https://github.com/sifive/freedom-u540-c000-bootloader
|
|
*/
|
|
|
|
#define SIFIVE_U_PRCI_HFXOSCCFG_EN (1 << 30)
|
|
#define SIFIVE_U_PRCI_HFXOSCCFG_RDY (1 << 31)
|
|
|
|
/* xxxPLLCFG0 register bits */
|
|
#define SIFIVE_U_PRCI_PLLCFG0_DIVR (1 << 0)
|
|
#define SIFIVE_U_PRCI_PLLCFG0_DIVF (31 << 6)
|
|
#define SIFIVE_U_PRCI_PLLCFG0_DIVQ (3 << 15)
|
|
#define SIFIVE_U_PRCI_PLLCFG0_FSE (1 << 25)
|
|
#define SIFIVE_U_PRCI_PLLCFG0_LOCK (1 << 31)
|
|
|
|
/* xxxPLLCFG1 register bits */
|
|
#define SIFIVE_U_PRCI_PLLCFG1_CKE (1 << 24)
|
|
|
|
/* coreclksel register bits */
|
|
#define SIFIVE_U_PRCI_CORECLKSEL_HFCLK (1 << 0)
|
|
|
|
|
|
#define SIFIVE_U_PRCI_REG_SIZE 0x1000
|
|
|
|
#define TYPE_SIFIVE_U_PRCI "riscv.sifive.u.prci"
|
|
|
|
#define SIFIVE_U_PRCI(obj) \
|
|
OBJECT_CHECK(SiFiveUPRCIState, (obj), TYPE_SIFIVE_U_PRCI)
|
|
|
|
typedef struct SiFiveUPRCIState {
|
|
/*< private >*/
|
|
SysBusDevice parent_obj;
|
|
|
|
/*< public >*/
|
|
MemoryRegion mmio;
|
|
uint32_t hfxosccfg;
|
|
uint32_t corepllcfg0;
|
|
uint32_t ddrpllcfg0;
|
|
uint32_t ddrpllcfg1;
|
|
uint32_t gemgxlpllcfg0;
|
|
uint32_t gemgxlpllcfg1;
|
|
uint32_t coreclksel;
|
|
uint32_t devicesreset;
|
|
uint32_t clkmuxstatus;
|
|
} SiFiveUPRCIState;
|
|
|
|
/*
|
|
* Clock indexes for use by Device Tree data and the PRCI driver.
|
|
*
|
|
* These values are from sifive-fu540-prci.h in the Linux kernel.
|
|
*/
|
|
#define PRCI_CLK_COREPLL 0
|
|
#define PRCI_CLK_DDRPLL 1
|
|
#define PRCI_CLK_GEMGXLPLL 2
|
|
#define PRCI_CLK_TLCLK 3
|
|
|
|
#endif /* HW_SIFIVE_U_PRCI_H */
|