Disconnect the layout of ArchCPU from TCG compilation. Pass the relative offset of 'env' and 'neg.tlb.f' as a parameter. Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
		
			
				
	
	
		
			57 lines
		
	
	
		
			1.8 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			57 lines
		
	
	
		
			1.8 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * Common definitions for the softmmu tlb
 | 
						|
 *
 | 
						|
 * Copyright (c) 2003 Fabrice Bellard
 | 
						|
 *
 | 
						|
 * This library is free software; you can redistribute it and/or
 | 
						|
 * modify it under the terms of the GNU Lesser General Public
 | 
						|
 * License as published by the Free Software Foundation; either
 | 
						|
 * version 2.1 of the License, or (at your option) any later version.
 | 
						|
 *
 | 
						|
 * This library is distributed in the hope that it will be useful,
 | 
						|
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | 
						|
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 | 
						|
 * Lesser General Public License for more details.
 | 
						|
 *
 | 
						|
 * You should have received a copy of the GNU Lesser General Public
 | 
						|
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
 | 
						|
 */
 | 
						|
#ifndef EXEC_TLB_COMMON_H
 | 
						|
#define EXEC_TLB_COMMON_H 1
 | 
						|
 | 
						|
#define CPU_TLB_ENTRY_BITS 5
 | 
						|
 | 
						|
/* Minimalized TLB entry for use by TCG fast path. */
 | 
						|
typedef union CPUTLBEntry {
 | 
						|
    struct {
 | 
						|
        uint64_t addr_read;
 | 
						|
        uint64_t addr_write;
 | 
						|
        uint64_t addr_code;
 | 
						|
        /*
 | 
						|
         * Addend to virtual address to get host address.  IO accesses
 | 
						|
         * use the corresponding iotlb value.
 | 
						|
         */
 | 
						|
        uintptr_t addend;
 | 
						|
    };
 | 
						|
    /*
 | 
						|
     * Padding to get a power of two size, as well as index
 | 
						|
     * access to addr_{read,write,code}.
 | 
						|
     */
 | 
						|
    uint64_t addr_idx[(1 << CPU_TLB_ENTRY_BITS) / sizeof(uint64_t)];
 | 
						|
} CPUTLBEntry;
 | 
						|
 | 
						|
QEMU_BUILD_BUG_ON(sizeof(CPUTLBEntry) != (1 << CPU_TLB_ENTRY_BITS));
 | 
						|
 | 
						|
/*
 | 
						|
 * Data elements that are per MMU mode, accessed by the fast path.
 | 
						|
 * The structure is aligned to aid loading the pair with one insn.
 | 
						|
 */
 | 
						|
typedef struct CPUTLBDescFast {
 | 
						|
    /* Contains (n_entries - 1) << CPU_TLB_ENTRY_BITS */
 | 
						|
    uintptr_t mask;
 | 
						|
    /* The array of tlb entries itself. */
 | 
						|
    CPUTLBEntry *table;
 | 
						|
} CPUTLBDescFast QEMU_ALIGNED(2 * sizeof(void *));
 | 
						|
 | 
						|
#endif /* EXEC_TLB_COMMON_H */
 |