Alistair Francis d31e970a01 riscv/opentitan: Update the OpenTitan memory layout
OpenTitan is currently only avalible on an FPGA platform and the memory
addresses have changed. Update to use the new memory addresses.

Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Message-id: 8eb65314830a75d0fea3fccf77bc45b8ddd01c42.1607982831.git.alistair.francis@wdc.com
2020-12-17 21:56:44 -08:00
..
2020-08-21 06:30:32 -04:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:18 -05:00
2020-12-15 16:58:27 +00:00
2020-12-10 12:15:07 -05:00
2020-12-10 12:15:18 -05:00
2020-12-16 14:06:52 -05:00
2020-12-10 12:15:18 -05:00
2020-12-15 16:58:27 +00:00
2020-12-10 12:15:08 -05:00
2020-08-21 06:30:25 -04:00
2020-12-10 12:15:18 -05:00
2020-08-27 14:04:55 -04:00
2020-12-15 12:51:55 -05:00
2020-12-10 12:15:06 -05:00
2020-08-21 06:30:25 -04:00
2020-12-10 12:15:06 -05:00
2020-12-10 12:15:08 -05:00
2020-12-10 12:15:18 -05:00
2020-12-10 12:15:18 -05:00
2020-11-15 16:44:18 +01:00
2020-08-21 06:30:33 -04:00
2020-08-21 06:30:33 -04:00
2020-08-21 06:30:33 -04:00