 318df7238b
			
		
	
	
		318df7238b
		
	
	
	
	
		
			
			Support for emulating XThead* instruction has been added recently. This patch adds support for these instructions to the RISC-V disassembler. Co-developed-by: LIU Zhiwei <zhiwei_liu@linux.alibaba.com> Acked-by: Alistair Francis <alistair.francis@wdc.com> Signed-off-by: Christoph Müllner <christoph.muellner@vrull.eu> Message-Id: <20230612111034.3955227-9-christoph.muellner@vrull.eu> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
		
			
				
	
	
		
			29 lines
		
	
	
		
			818 B
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			29 lines
		
	
	
		
			818 B
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * QEMU disassembler -- RISC-V specific header (xthead*).
 | |
|  *
 | |
|  * Copyright (c) 2023 VRULL GmbH
 | |
|  *
 | |
|  * SPDX-License-Identifier: GPL-2.0-or-later
 | |
|  */
 | |
| 
 | |
| #ifndef DISAS_RISCV_XTHEAD_H
 | |
| #define DISAS_RISCV_XTHEAD_H
 | |
| 
 | |
| #include "disas/riscv.h"
 | |
| 
 | |
| extern const rv_opcode_data xthead_opcode_data[];
 | |
| 
 | |
| void decode_xtheadba(rv_decode *, rv_isa);
 | |
| void decode_xtheadbb(rv_decode *, rv_isa);
 | |
| void decode_xtheadbs(rv_decode *, rv_isa);
 | |
| void decode_xtheadcmo(rv_decode *, rv_isa);
 | |
| void decode_xtheadcondmov(rv_decode *, rv_isa);
 | |
| void decode_xtheadfmemidx(rv_decode *, rv_isa);
 | |
| void decode_xtheadfmv(rv_decode *, rv_isa);
 | |
| void decode_xtheadmac(rv_decode *, rv_isa);
 | |
| void decode_xtheadmemidx(rv_decode *, rv_isa);
 | |
| void decode_xtheadmempair(rv_decode *, rv_isa);
 | |
| void decode_xtheadsync(rv_decode *, rv_isa);
 | |
| 
 | |
| #endif /* DISAS_RISCV_XTHEAD_H */
 |