Peter Maydell
ec08d9a51e
target-arm queue:
* Implement FEAT_EBF16 emulation
* accel/tcg: Remove dead code from rr_cpu_thread_fn()
* hw: add compat machines for 9.2
* virt: default to two-stage SMMU from virt-9.2
* sbsa-ref: use two-stage SMMU
* hw: Various minor memory leak fixes
* target/arm: Correct names of VFP VFNMA and VFNMS insns
* hw/arm/xilinx_zynq: Enable Security Extensions
* hw/arm/boot: Report error msg if loading elf/dtb failed
-----BEGIN PGP SIGNATURE-----
iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAmbZqzEZHHBldGVyLm1h
eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3lJ7D/9s/ZTkiCj/z+caHotwNJVt
ECgEEVinitwZxSMINZd1f6bxTY8hYVjMewj6A6RvHtMJMr7SUOmL8wi0YlbhTm44
jb8dZVf3pzPaZ399jxOeGnFipGyKmK0XM5rKc7CP6yJUS3B9RkUbLEHng8Q0ZBtl
cnZqI12jJBdtHU8D4JIvBgM2N2ay4bKY8EQEPCv4S7ZTKawWcKgSR5pMd2TBIqIT
0gaDL3eOgCt2XWIrMzRjvaJK70obN/+n+vZQskJ/sIDsw+Kz8sZGlivdBXLRmQ+A
OUgtdyZoD42Q8KtwM0bjoaoxz6VMNPJp5khB45EPjVgWyeyJ0L6ZcWCX7nT4hZsi
1C0NJaJU6HQbfsPiMIGxgHYJCbQue/mVBE02MPhmN8fZlsTRKWT9Miu67S0PI5Ib
ZWo88Ew1coucBm25K2NWdoR3dCP8EFnxqL556L8M4iDWYQ/djf8cpFAN9QJBFrNw
CaXS+vxIFUjZ6TSjf8gOYPAONmAg5DsCucgyO4MBKnvlY5h2J+GTq/FC+kWzL9jE
UfhqOWSP34ol2lg319zOtKg4Ga+GOivo2DmgWQhDwZ2rmRR+xgN8rkQjpJKIT5Zj
Ji+ucJrghBZ0sN622QYG0u0Ap9Jy4KCOxcFfS1b4gNhmMDWg27Tx9tIguXmjOE3M
aAs4wmm4Nz4kpsf1KkB11Q==
=gZuf
-----END PGP SIGNATURE-----
Merge tag 'pull-target-arm-20240905' of https://git.linaro.org/people/pmaydell/qemu-arm into staging
target-arm queue:
* Implement FEAT_EBF16 emulation
* accel/tcg: Remove dead code from rr_cpu_thread_fn()
* hw: add compat machines for 9.2
* virt: default to two-stage SMMU from virt-9.2
* sbsa-ref: use two-stage SMMU
* hw: Various minor memory leak fixes
* target/arm: Correct names of VFP VFNMA and VFNMS insns
* hw/arm/xilinx_zynq: Enable Security Extensions
* hw/arm/boot: Report error msg if loading elf/dtb failed
# -----BEGIN PGP SIGNATURE-----
#
# iQJNBAABCAA3FiEE4aXFk81BneKOgxXPPCUl7RQ2DN4FAmbZqzEZHHBldGVyLm1h
# eWRlbGxAbGluYXJvLm9yZwAKCRA8JSXtFDYM3lJ7D/9s/ZTkiCj/z+caHotwNJVt
# ECgEEVinitwZxSMINZd1f6bxTY8hYVjMewj6A6RvHtMJMr7SUOmL8wi0YlbhTm44
# jb8dZVf3pzPaZ399jxOeGnFipGyKmK0XM5rKc7CP6yJUS3B9RkUbLEHng8Q0ZBtl
# cnZqI12jJBdtHU8D4JIvBgM2N2ay4bKY8EQEPCv4S7ZTKawWcKgSR5pMd2TBIqIT
# 0gaDL3eOgCt2XWIrMzRjvaJK70obN/+n+vZQskJ/sIDsw+Kz8sZGlivdBXLRmQ+A
# OUgtdyZoD42Q8KtwM0bjoaoxz6VMNPJp5khB45EPjVgWyeyJ0L6ZcWCX7nT4hZsi
# 1C0NJaJU6HQbfsPiMIGxgHYJCbQue/mVBE02MPhmN8fZlsTRKWT9Miu67S0PI5Ib
# ZWo88Ew1coucBm25K2NWdoR3dCP8EFnxqL556L8M4iDWYQ/djf8cpFAN9QJBFrNw
# CaXS+vxIFUjZ6TSjf8gOYPAONmAg5DsCucgyO4MBKnvlY5h2J+GTq/FC+kWzL9jE
# UfhqOWSP34ol2lg319zOtKg4Ga+GOivo2DmgWQhDwZ2rmRR+xgN8rkQjpJKIT5Zj
# Ji+ucJrghBZ0sN622QYG0u0Ap9Jy4KCOxcFfS1b4gNhmMDWg27Tx9tIguXmjOE3M
# aAs4wmm4Nz4kpsf1KkB11Q==
# =gZuf
# -----END PGP SIGNATURE-----
# gpg: Signature made Thu 05 Sep 2024 13:59:29 BST
# gpg: using RSA key E1A5C593CD419DE28E8315CF3C2525ED14360CDE
# gpg: issuer "peter.maydell@linaro.org"
# gpg: Good signature from "Peter Maydell <peter.maydell@linaro.org>" [ultimate]
# gpg: aka "Peter Maydell <pmaydell@gmail.com>" [ultimate]
# gpg: aka "Peter Maydell <pmaydell@chiark.greenend.org.uk>" [ultimate]
# gpg: aka "Peter Maydell <peter@archaic.org.uk>" [ultimate]
# Primary key fingerprint: E1A5 C593 CD41 9DE2 8E83 15CF 3C25 25ED 1436 0CDE
* tag 'pull-target-arm-20240905' of https://git.linaro.org/people/pmaydell/qemu-arm: (25 commits)
platform-bus: fix refcount leak
hw/arm/boot: Explain why load_elf_hdr() error is ignored
hw/arm/boot: Report error msg if loading elf/dtb failed
hw/arm/xilinx_zynq: Enable Security Extensions
target/arm: Correct names of VFP VFNMA and VFNMS insns
hw/arm/sbsa-ref: Don't leak string in sbsa_fdt_add_gic_node()
hm/nvram/xlnx-versal-efuse-ctrl: Call register_finalize_block
hw/misc/xlnx-versal-trng: Call register_finalize_block
hw/nvram/xlnx-zynqmp-efuse: Call register_finalize_block
hw/nvram/xlnx-bbram: Call register_finalize_block
hw/misc/xlnx-versal-trng: Free s->prng in finalize, not unrealize
hw/misc/xlnx-versal-cfu: destroy fifo in finalize
hw/arm/sbsa-ref: Use two-stage SMMU
hw/arm/virt: Default to two-stage SMMU from virt-9.2
hw/arm/smmuv3: Update comment documenting "stage" property
hw: add compat machines for 9.2
accel/tcg: Remove dead code from rr_cpu_thread_fn()
target/arm: Enable FEAT_EBF16 in the "max" CPU
target/arm: Implement FPCR.EBF=1 semantics for bfdotadd()
target/arm: Prepare bfdotadd() callers for FEAT_EBF support
...
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2024-09-06 13:59:37 +01:00
..
2024-02-02 16:23:47 +00:00
2024-02-02 16:23:47 +00:00
2024-02-02 16:23:47 +00:00
2024-01-05 16:20:15 +01:00
2024-01-26 11:30:49 +00:00
2024-03-25 09:57:56 +01:00
2024-07-21 07:46:38 +02:00
2024-02-27 13:47:05 +01:00
2024-07-21 07:46:38 +02:00
2024-01-30 21:20:20 +03:00
2024-01-30 21:20:20 +03:00
2024-07-21 07:46:38 +02:00
2024-07-21 07:46:38 +02:00
2024-04-30 16:05:08 +01:00
2024-01-05 16:20:15 +01:00
2024-07-01 12:48:55 +01:00
2024-06-30 19:51:44 +03:00
2024-02-27 13:01:42 +00:00
2024-02-27 13:01:42 +00:00
2024-09-05 13:12:37 +01:00
2024-01-26 11:30:49 +00:00
2024-01-05 16:20:15 +01:00
2021-12-15 10:35:26 +00:00
2022-04-21 17:03:51 +04:00
2024-02-02 18:56:32 +00:00
2024-02-26 18:40:09 +01:00
2023-10-25 09:52:44 +02:00
2024-02-02 16:23:47 +00:00
2024-02-02 16:23:47 +00:00
2024-02-02 16:23:47 +00:00
2024-02-02 16:23:47 +00:00
2024-01-26 11:30:49 +00:00
2024-03-11 16:42:57 +00:00
2024-02-15 16:58:46 +01:00
2023-10-27 12:42:13 +01:00
2024-02-26 18:39:58 +01:00
2024-05-30 13:21:06 +01:00
2024-02-02 16:23:47 +00:00
2024-03-11 16:42:57 +00:00
2023-10-27 12:42:13 +01:00
2023-10-27 12:42:13 +01:00
2024-09-04 16:50:43 +02:00
2022-09-14 11:19:40 +01:00
2024-08-01 10:15:02 +01:00
2024-02-02 16:23:47 +00:00
2024-02-15 14:32:39 +00:00
2024-02-02 18:56:32 +00:00
2024-02-02 13:51:58 +00:00
2024-02-02 13:51:58 +00:00
2024-02-02 16:23:47 +00:00
2024-01-09 14:42:40 +00:00
2024-01-09 14:42:40 +00:00
2024-02-02 13:51:58 +00:00
2024-05-28 14:20:48 +01:00
2024-01-05 16:20:15 +01:00
2024-03-11 16:42:57 +00:00
2024-01-09 14:42:40 +00:00
2024-01-26 11:30:49 +00:00
2024-01-26 11:30:49 +00:00
2024-01-26 11:30:49 +00:00
2024-01-05 16:20:15 +01:00
2024-03-11 16:42:57 +00:00
2023-12-29 11:17:30 +11:00
2024-04-25 10:21:06 +01:00
2023-12-29 11:17:30 +11:00
2024-04-02 10:13:48 +01:00
2024-02-27 13:01:42 +00:00
2024-02-26 18:39:58 +01:00
2023-10-27 12:42:13 +01:00
2024-09-05 13:12:37 +01:00
2024-08-16 14:12:59 +01:00
2023-05-30 15:50:16 +01:00
2024-07-29 13:34:18 +01:00
2024-09-05 13:12:36 +01:00
2024-03-11 16:42:57 +00:00
2024-04-25 10:21:06 +01:00
2024-01-09 14:42:40 +00:00
2024-01-09 14:42:40 +00:00
2024-01-09 14:42:40 +00:00
2024-07-11 11:41:34 +01:00
2024-01-09 14:42:40 +00:00
2024-02-02 13:51:58 +00:00
2019-10-22 17:44:01 +01:00
2024-03-11 16:42:57 +00:00
2024-09-04 16:50:42 +02:00
2020-08-21 06:18:24 -04:00
2024-02-26 18:39:58 +01:00
2024-02-26 18:39:58 +01:00
2024-08-12 11:40:16 +01:00
2024-09-05 13:12:36 +01:00
2024-09-04 16:50:43 +02:00
2024-09-04 16:50:42 +02:00
2024-09-05 13:12:37 +01:00
2024-03-19 11:58:15 +01:00
2024-02-02 16:23:47 +00:00
2023-10-27 12:42:13 +01:00
2024-02-02 16:23:47 +00:00
2024-03-11 16:42:57 +00:00