Sebastian Huber f5e328fef0 hw/intc/arm_gic: Fix set pending of PPIs
According to the GICv2 specification section 4.3.7, "Interrupt Set-Pending
Registers, GICD_ISPENDRn":

"In a multiprocessor implementation, GICD_ISPENDR0 is banked for each connected
processor. This register holds the Set-pending bits for interrupts 0-31."

Signed-off-by: Sebastian Huber <sebastian.huber@embedded-brains.de>
Message-id: 20240524113256.8102-2-sebastian.huber@embedded-brains.de
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2024-05-30 13:21:06 +01:00
..
2024-05-03 15:47:47 +02:00
2024-05-03 15:47:47 +02:00
2024-05-17 16:49:04 +02:00
2024-05-22 15:32:25 -07:00
2024-05-03 15:47:47 +02:00
2024-05-22 17:34:41 -03:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2024-05-03 15:47:47 +02:00
2024-04-25 09:43:29 -07:00
2024-04-25 09:43:29 -07:00
2024-05-03 15:47:48 +02:00
2024-05-06 10:19:56 -07:00
2024-04-25 09:43:29 -07:00
2024-04-29 12:13:35 +09:00
2024-05-10 15:45:15 +02:00