Jonathan Cameron fa19fe4e3a hw/pci-bridge/cxl-upstream: Add properties to control link speed and width
To establish performance characteristics of a CXL device when used via a
particular CXL topology (root ports, switches, end points) it is necessary
to set the appropriate link speed and width in the PCI Express capability
structure.  Provide x-speed and x-link properties for this.

Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Message-Id: <20240916173518.1843023-7-Jonathan.Cameron@huawei.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
2024-11-04 16:03:24 -05:00
..
2024-10-15 15:16:17 +01:00
2024-05-03 15:47:47 +02:00
2024-05-03 15:47:47 +02:00
2024-10-28 16:56:36 +00:00
2024-10-01 14:58:07 +01:00
2024-10-24 07:57:47 +02:00
2024-10-03 19:33:23 +02:00
2024-10-01 14:41:10 +01:00
2024-10-31 16:34:25 +00:00
2023-12-29 11:17:30 +11:00
2023-12-29 11:17:30 +11:00
2024-10-03 19:33:23 +02:00
2024-10-01 09:02:05 +02:00
2024-10-03 17:26:06 +03:00
2024-10-03 19:33:23 +02:00
2024-10-03 19:33:23 +02:00
2024-10-01 14:40:59 +01:00
2024-10-03 19:33:23 +02:00
2024-10-01 14:56:27 +01:00
2024-10-23 14:46:24 +02:00
2024-10-15 15:16:17 +01:00
2024-10-15 15:16:17 +01:00