alwin.berger/FRET-qemu
1
0
Fork 1
Code Issues Pull Requests Projects Releases Wiki Activity

Commit Graph

  • 420927c218 include/hw/xen/xen_common: return error from xen_create_ioreq_server Stefano Stabellini 2023-06-14 17:03:33 -07:00
  • f17068c1c7 xen-hvm: reorganize xen-hvm and move common function to xen-hvm-common Stefano Stabellini 2023-06-14 17:03:32 -07:00
  • 9269b9d188 hw/i386/xen/xen-hvm: move x86-specific fields out of XenIOState Stefano Stabellini 2023-06-14 17:03:31 -07:00
  • 33087aacfa hw/i386/xen: rearrange xen_hvm_init_pc Vikram Garhwal 2023-06-14 17:03:30 -07:00
  • e7218dd57c hw/i386/xen/: move xen-mapcache.c to hw/xen/ Vikram Garhwal 2023-06-14 17:03:29 -07:00
  • 42bea956f6 target/arm: Allow users to set the number of VFP registers Cédric Le Goater 2023-06-07 06:39:43 +02:00
  • f65f6ad5a7 aspeed: Introduce a "bmc-console" machine option Cédric Le Goater 2023-06-07 06:39:42 +02:00
  • ebd643ebd2 aspeed: Use the boot_rom region of the fby35 machine Cédric Le Goater 2023-06-07 06:39:34 +02:00
  • 262259eab1 aspeed: Introduce a boot_rom region at the machine level Cédric Le Goater 2023-06-07 06:39:33 +02:00
  • c8f48b120b aspeed/hace: Initialize g_autofree pointer Cédric Le Goater 2023-06-07 06:39:32 +02:00
  • be85508f17 hw/arm/aspeed: Add VPD data for Rainier machine Ninad Palsule 2023-05-23 16:45:19 -05:00
  • 7efd65423a Merge tag 'pull-riscv-to-apply-20230614' of https://github.com/alistair23/qemu into staging Richard Henderson 2023-06-14 05:28:51 +02:00
  • be5e8563f7 Merge tag 'misc-20230613' of https://github.com/philmd/qemu into staging Richard Henderson 2023-06-14 05:27:55 +02:00
  • 860029321d hw/intc: If mmsiaddrcfgh.L == 1, smsiaddrcfg and smsiaddrcfgh are read-only. Tommy Wu 2023-06-08 22:59:33 -07:00
  • b0182e537e exec/memory: Introduce RAM_NAMED_FILE flag Steve Sistare 2023-06-07 08:18:36 -07:00
  • 6fe4f6c941 hw/vfio: Add number of dirty pages to vfio_get_dirty_bitmap tracepoint Joao Martins 2023-05-30 19:05:56 +01:00
  • f80929f3af exec/ram_addr: Return number of dirty pages in cpu_physical_memory_set_dirty_lebitmap() Joao Martins 2023-05-30 19:05:55 +01:00
  • 9cc44d9bd6 hw/char/parallel-isa: Export struct ISAParallelState Bernhard Beschow 2023-06-12 10:12:38 +02:00
  • 8ff98e09f3 hw/char/parallel: Export struct ParallelState Bernhard Beschow 2023-06-12 10:12:37 +02:00
  • 48143e0fd2 hw/scsi/megasas: Silent GCC duplicated-cond warning Philippe Mathieu-Daudé 2019-12-17 18:34:00 +01:00
  • af33a321fa hw/ide/ahci: Remove stray backslash Niklas Cassel 2023-06-01 15:44:27 +02:00
  • 29770e09e4 hw/i2c: Enable an id for the pca954x devices Patrick Venture 2023-03-22 10:21:36 -07:00
  • f1cc7c28b6 target/i386: Rename helper template headers as '.h.inc' Philippe Mathieu-Daudé 2023-06-06 15:29:54 +02:00
  • 6d70b36b02 target/i386/helper: Shuffle do_cpu_init() Philippe Mathieu-Daudé 2023-06-03 00:31:40 +02:00
  • 3b8484c5d2 target/i386/helper: Remove do_cpu_sipi() stub for user-mode emulation Philippe Mathieu-Daudé 2023-06-03 00:11:03 +02:00
  • 48b9e02679 target/hppa/meson: Only build int_helper.o with system emulation Philippe Mathieu-Daudé 2023-06-03 00:11:54 +02:00
  • ed3958910a accel/hvf: Report HV_DENIED error Antonio Caggiano 2023-06-08 14:30:14 +02:00
  • bb6af0fa51 util/cacheflush: Avoid possible redundant dcache flush on Darwin Philippe Mathieu-Daudé 2023-06-05 21:52:54 +02:00
  • 0baf54d005 util/cacheflush: Use declarations from <OSCacheControl.h> on Darwin Philippe Mathieu-Daudé 2023-06-05 16:05:56 +02:00
  • f975033d56 cocoa: Fix warnings about invalid prototype declarations Philippe Mathieu-Daudé 2023-04-23 18:55:28 +02:00
  • 7f750efcaa linux-user, bsd-user: Preserve incoming order of environment variables in the target Andreas Schwab 2023-03-29 17:00:06 +02:00
  • a574b27af4 target/riscv: Smepmp: Return error when access permission not allowed in PMP Himanshu Chauhan 2023-06-05 22:15:48 +05:30
  • 949b6bcb27 target/riscv/vector_helper.c: Remove the check for extra tail elements Xiao Wang 2023-06-07 17:16:46 +08:00
  • fba59e0f46 target/riscv/vector_helper.c: clean up reference of MTYPE Xiao Wang 2023-06-08 13:35:17 +08:00
  • b83e4f1db4 target/riscv: Fix initialized value for cur_pmmask Weiwei Li 2023-06-10 17:46:51 +08:00
  • b84694defb util/log: Add vector registers to log Ivan Klokov 2023-04-10 15:44:50 +03:00
  • e158a6520a docs/system: riscv: Add pflash usage details Sunil V L 2023-06-01 10:29:10 +05:30
  • 13bdfb8b54 riscv/virt: Support using pflash via -blockdev option Sunil V L 2023-06-01 10:29:09 +05:30
  • 4263e270a2 hw/riscv: virt: Assume M-mode FW in pflash0 only when "-bios none" Sunil V L 2023-06-01 10:29:08 +05:30
  • 90b0aecaf9 target/riscv: Remove pc_succ_insn from DisasContext Weiwei Li 2023-05-26 15:21:24 +08:00
  • 356c13f94d target/riscv: Enable PC-relative translation Weiwei Li 2023-05-26 15:21:23 +08:00
  • 227fb82f99 target/riscv: Use true diff for gen_pc_plus_diff Weiwei Li 2023-05-26 15:21:22 +08:00
  • 022c7550d9 target/riscv: Change gen_set_pc_imm to gen_update_pc Weiwei Li 2023-05-26 15:21:21 +08:00
  • 1df8497b9d target/riscv: Change gen_goto_tb to work on displacements Weiwei Li 2023-05-26 15:21:20 +08:00
  • 8ef23a329a target/riscv: Introduce cur_insn_len into DisasContext Weiwei Li 2023-05-26 15:21:19 +08:00
  • bfc4f9e351 target/riscv: Fix target address to update badaddr Weiwei Li 2023-05-26 15:21:18 +08:00
  • 3bd87176ee disas/riscv.c: Remove redundant parentheses Weiwei Li 2023-05-23 17:35:39 +08:00
  • 98624d1373 disas/riscv.c: Fix lines with over 80 characters Weiwei Li 2023-05-23 17:35:38 +08:00
  • 8deb4756a9 disas/riscv.c: Remove unused decomp_rv32/64 value for vector instructions Weiwei Li 2023-05-23 17:35:37 +08:00
  • c54dab4c85 disas/riscv.c: Support disas for Z*inx extensions Weiwei Li 2023-05-23 17:35:36 +08:00
  • 2a2b221b65 disas/riscv.c: Support disas for Zcm* extensions Weiwei Li 2023-05-23 17:35:35 +08:00
  • 454c220100 target/riscv: Pass RISCVCPUConfig as target_info to disassemble_info Weiwei Li 2023-05-23 17:35:34 +08:00
  • b902ff2946 target/riscv: Split RISCVCPUConfig declarations from cpu.h into cpu_cfg.h Weiwei Li 2023-05-23 17:35:33 +08:00
  • d02eb5bcde disas: Change type of disassemble_info.target_info to pointer Weiwei Li 2023-05-23 17:35:32 +08:00
  • 3594e3e584 target/riscv: smstateen knobs Mayuresh Chitale 2023-05-18 23:20:58 +05:30
  • e0b343b5fa target/riscv: Reuse tb->flags.FS Mayuresh Chitale 2023-05-18 23:20:57 +05:30
  • 9514fc72d0 target/riscv: smstateen check for fcsr Mayuresh Chitale 2023-05-18 23:20:56 +05:30
  • 30a0d77622 target/riscv: Update cur_pmmask/base when xl changes Weiwei Li 2023-05-24 09:59:33 +08:00
  • 7b945bdc0b target/riscv: Fix pointer mask transformation for vector address Weiwei Li 2023-05-24 09:59:32 +08:00
  • b9cedbf19c hw/riscv: qemu crash when NUMA nodes exceed available CPUs Yin Wang 2023-05-19 10:37:58 +08:00
  • a828ba9d46 hw/riscv/opentitan: Correct OpenTitanState parent type/size Philippe Mathieu-Daudé 2023-05-20 07:45:10 +02:00
  • 8696b74a6f hw/riscv/opentitan: Explicit machine type definition Philippe Mathieu-Daudé 2023-05-20 07:45:09 +02:00
  • 264495f948 hw/riscv/opentitan: Add TYPE_OPENTITAN_MACHINE definition Philippe Mathieu-Daudé 2023-05-20 07:45:08 +02:00
  • e0782b11bd hw/riscv/opentitan: Declare QOM types using DEFINE_TYPES() macro Philippe Mathieu-Daudé 2023-05-20 07:45:07 +02:00
  • 9b29697fef hw/riscv/opentitan: Rename machine_[class]_init() functions Philippe Mathieu-Daudé 2023-05-20 07:45:06 +02:00
  • 89fbbaddfb target/riscv: Deny access if access is partially inside the PMP entry Weiwei Li 2023-05-17 17:15:19 +08:00
  • 1b63f2fee6 target/riscv: Separate pmp_update_rule() in pmpcfg_csr_write Weiwei Li 2023-05-17 17:15:18 +08:00
  • e924074f13 target/riscv: Flush TLB only when pmpcfg/pmpaddr really changes Weiwei Li 2023-05-17 17:15:17 +08:00
  • 7c4c31f6d9 target/riscv: Flush TLB when pmpaddr is updated Weiwei Li 2023-05-17 17:15:16 +08:00
  • 2b3e127856 target/riscv: Update the next rule addr in pmpaddr_csr_write() Weiwei Li 2023-05-17 17:15:15 +08:00
  • 37e7905803 target/riscv: Flush TLB when MMWP or MML bits are changed Weiwei Li 2023-05-17 17:15:14 +08:00
  • 97ec5aef08 target/riscv: Remove unused paramters in pmp_hart_has_privs_default() Weiwei Li 2023-05-17 17:15:13 +08:00
  • b84ffd6e74 target/riscv: Make RLB/MML/MMWP bits writable only when Smepmp is enabled Weiwei Li 2023-05-17 17:15:12 +08:00
  • e9c39713ea target/riscv: Change the return type of pmp_hart_has_privs() to bool Weiwei Li 2023-05-17 17:15:11 +08:00
  • 093ce837e1 target/riscv: Make the short cut really work in pmp_hart_has_privs Weiwei Li 2023-05-17 17:15:10 +08:00
  • bfc7ee1224 target/riscv: Move pmp_get_tlb_size apart from get_physical_address_pmp Weiwei Li 2023-05-17 17:15:09 +08:00
  • dc7b599332 target/riscv: Update pmp_get_tlb_size() Weiwei Li 2023-05-17 17:15:08 +08:00
  • faf3b5d86f target/riscv: rework write_misa() Daniel Henrique Barboza 2023-05-17 10:57:14 -03:00
  • 7f0bdfb5bf target/riscv/cpu.c: remove cfg setup from riscv_cpu_init() Daniel Henrique Barboza 2023-05-17 10:57:13 -03:00
  • e2fa85f42f target/riscv/cpu.c: validate extensions before riscv_timer_init() Daniel Henrique Barboza 2023-05-17 10:57:12 -03:00
  • f5664064cc target/riscv/cpu.c: add riscv_cpu_validate_misa_mxl() Daniel Henrique Barboza 2023-05-17 10:57:11 -03:00
  • bd30559568 target/riscv/cpu.c: add priv_spec validate/disable_exts helpers Daniel Henrique Barboza 2023-05-17 10:57:10 -03:00
  • d33e39f995 target/riscv: Update check for Zca/Zcf/Zcd Weiwei Li 2023-05-17 10:57:09 -03:00
  • 61a33ea95a target/riscv: Mask the implicitly enabled extensions in isa_string based on priv version Weiwei Li 2023-05-17 10:57:08 -03:00
  • b9a2b98e17 target/riscv: add PRIV_VERSION_LATEST Daniel Henrique Barboza 2023-05-17 10:57:07 -03:00
  • 8c6eeb508a target/riscv/cpu.c: remove set_priv_version() Daniel Henrique Barboza 2023-05-17 10:57:06 -03:00
  • 2238c9d196 target/riscv/cpu.c: remove set_vext_version() Daniel Henrique Barboza 2023-05-17 10:57:05 -03:00
  • d63be18490 target/riscv/cpu.c: add riscv_cpu_validate_v() Daniel Henrique Barboza 2023-05-17 10:57:04 -03:00
  • 6672e29d3b target/riscv: Move zc* out of the experimental properties Weiwei Li 2023-05-10 11:00:40 +08:00
  • bc0ec52eb2 target/riscv/vector_helper.c: skip set tail when vta is zero Daniel Henrique Barboza 2023-04-27 17:57:07 -03:00
  • 8e3d880484 add standalone debugging config Alwin Berger 2023-05-27 13:24:18 +02:00
  • 33d5a6dc4b re-introduce native breakpoints Alwin Berger 2023-03-13 14:46:09 +01:00
  • 4c41588596 fuzz multiple interrupts Alwin Berger 2023-03-02 15:32:24 +01:00
  • 46b6a705d5 add interrupt injection Alwin Berger 2023-01-03 20:09:54 +01:00
  • 7173dfbbd1 add jmp instrumentation Alwin Berger 2022-12-19 13:11:40 +01:00
  • fdd0df5340 Merge tag 'pull-ppc-20230610' of https://gitlab.com/danielhb/qemu into staging Richard Henderson 2023-06-10 07:25:00 -07:00
  • 374db3c821 Merge tag 'trivial-patches-20230610' of https://gitlab.com/mjt0k/qemu into staging Richard Henderson 2023-06-10 07:22:26 -07:00
  • 9ec08f3569 hw/ppc/Kconfig: MAC_NEWWORLD should always select USB_OHCI_PCI Thomas Huth 2023-05-30 12:20:41 +02:00
  • 8a15ccee4d target/ppc: Implement gathering irq statistics BALATON Zoltan 2023-06-07 00:02:00 +02:00
  • 12cae32fe1 tests/avocado/tuxrun_baselines: Fix ppc64 tests for binaries without slirp Thomas Huth 2023-06-06 21:28:02 +02:00