David Venhoff
cfcea9ee67
Based off b80915eb99
and compacted into a single commit so that it will fit on the uni git server
31 lines
940 B
Plaintext
31 lines
940 B
Plaintext
Mediatek SoCs Watchdog timer
|
|
|
|
Required properties:
|
|
|
|
- compatible should contain:
|
|
"mediatek,mt2701-wdt", "mediatek,mt6589-wdt": for MT2701
|
|
"mediatek,mt2712-wdt", "mediatek,mt6589-wdt": for MT2712
|
|
"mediatek,mt6589-wdt": for MT6589
|
|
"mediatek,mt6797-wdt", "mediatek,mt6589-wdt": for MT6797
|
|
"mediatek,mt7622-wdt", "mediatek,mt6589-wdt": for MT7622
|
|
"mediatek,mt7623-wdt", "mediatek,mt6589-wdt": for MT7623
|
|
"mediatek,mt7629-wdt", "mediatek,mt6589-wdt": for MT7629
|
|
"mediatek,mt8183-wdt", "mediatek,mt6589-wdt": for MT8183
|
|
"mediatek,mt8516-wdt", "mediatek,mt6589-wdt": for MT8516
|
|
|
|
- reg : Specifies base physical address and size of the registers.
|
|
|
|
Optional properties:
|
|
- timeout-sec: contains the watchdog timeout in seconds.
|
|
- #reset-cells: Should be 1.
|
|
|
|
Example:
|
|
|
|
watchdog: watchdog@10007000 {
|
|
compatible = "mediatek,mt8183-wdt",
|
|
"mediatek,mt6589-wdt";
|
|
reg = <0 0x10007000 0 0x100>;
|
|
timeout-sec = <10>;
|
|
#reset-cells = <1>;
|
|
};
|