SPARC: Emulation of GRLIB IRQMP
This device exposes two parameters: - set_pil_in (ptr) : A function to set the pil_in of the SPARC CPU - set_pil_in_opaque (ptr) : Opaque argument of the set_pil_in function Emulation of GrLib devices is base on the GRLIB IP Core User's Manual: http://www.gaisler.com/products/grlib/grip.pdf Signed-off-by: Fabien Chouteau <chouteau@adacore.com> Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
This commit is contained in:
Fabien Chouteau
Blue Swirl
parent
0f3a4a01eb
commit
3f10bcbb64
38
hw/grlib.h
38
hw/grlib.h
@ -32,6 +32,44 @@
|
||||
* http://www.gaisler.com/products/grlib/grip.pdf
|
||||
*/
|
||||
|
||||
/* IRQMP */
|
||||
|
||||
typedef void (*set_pil_in_fn) (void *opaque, uint32_t pil_in);
|
||||
|
||||
void grlib_irqmp_set_irq(void *opaque, int irq, int level);
|
||||
|
||||
void grlib_irqmp_ack(DeviceState *dev, int intno);
|
||||
|
||||
static inline
|
||||
DeviceState *grlib_irqmp_create(target_phys_addr_t base,
|
||||
CPUState *env,
|
||||
qemu_irq **cpu_irqs,
|
||||
uint32_t nr_irqs,
|
||||
set_pil_in_fn set_pil_in)
|
||||
{
|
||||
DeviceState *dev;
|
||||
|
||||
assert(cpu_irqs != NULL);
|
||||
|
||||
dev = qdev_create(NULL, "grlib,irqmp");
|
||||
qdev_prop_set_ptr(dev, "set_pil_in", set_pil_in);
|
||||
qdev_prop_set_ptr(dev, "set_pil_in_opaque", env);
|
||||
|
||||
if (qdev_init(dev)) {
|
||||
return NULL;
|
||||
}
|
||||
|
||||
env->irq_manager = dev;
|
||||
|
||||
sysbus_mmio_map(sysbus_from_qdev(dev), 0, base);
|
||||
|
||||
*cpu_irqs = qemu_allocate_irqs(grlib_irqmp_set_irq,
|
||||
dev,
|
||||
nr_irqs);
|
||||
|
||||
return dev;
|
||||
}
|
||||
|
||||
/* GPTimer */
|
||||
|
||||
static inline
|
||||
|
||||
376
hw/grlib_irqmp.c
Normal file
376
hw/grlib_irqmp.c
Normal file
@ -0,0 +1,376 @@
|
||||
/*
|
||||
* QEMU GRLIB IRQMP Emulator
|
||||
*
|
||||
* (Multiprocessor and extended interrupt not supported)
|
||||
*
|
||||
* Copyright (c) 2010-2011 AdaCore
|
||||
*
|
||||
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
||||
* of this software and associated documentation files (the "Software"), to deal
|
||||
* in the Software without restriction, including without limitation the rights
|
||||
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
||||
* copies of the Software, and to permit persons to whom the Software is
|
||||
* furnished to do so, subject to the following conditions:
|
||||
*
|
||||
* The above copyright notice and this permission notice shall be included in
|
||||
* all copies or substantial portions of the Software.
|
||||
*
|
||||
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||||
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
||||
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
||||
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
||||
* THE SOFTWARE.
|
||||
*/
|
||||
|
||||
#include "sysbus.h"
|
||||
#include "cpu.h"
|
||||
|
||||
#include "grlib.h"
|
||||
|
||||
#include "trace.h"
|
||||
|
||||
#define IRQMP_MAX_CPU 16
|
||||
#define IRQMP_REG_SIZE 256 /* Size of memory mapped registers */
|
||||
|
||||
/* Memory mapped register offsets */
|
||||
#define LEVEL_OFFSET 0x00
|
||||
#define PENDING_OFFSET 0x04
|
||||
#define FORCE0_OFFSET 0x08
|
||||
#define CLEAR_OFFSET 0x0C
|
||||
#define MP_STATUS_OFFSET 0x10
|
||||
#define BROADCAST_OFFSET 0x14
|
||||
#define MASK_OFFSET 0x40
|
||||
#define FORCE_OFFSET 0x80
|
||||
#define EXTENDED_OFFSET 0xC0
|
||||
|
||||
typedef struct IRQMPState IRQMPState;
|
||||
|
||||
typedef struct IRQMP {
|
||||
SysBusDevice busdev;
|
||||
|
||||
void *set_pil_in;
|
||||
void *set_pil_in_opaque;
|
||||
|
||||
IRQMPState *state;
|
||||
} IRQMP;
|
||||
|
||||
struct IRQMPState {
|
||||
uint32_t level;
|
||||
uint32_t pending;
|
||||
uint32_t clear;
|
||||
uint32_t broadcast;
|
||||
|
||||
uint32_t mask[IRQMP_MAX_CPU];
|
||||
uint32_t force[IRQMP_MAX_CPU];
|
||||
uint32_t extended[IRQMP_MAX_CPU];
|
||||
|
||||
IRQMP *parent;
|
||||
};
|
||||
|
||||
static void grlib_irqmp_check_irqs(IRQMPState *state)
|
||||
{
|
||||
uint32_t pend = 0;
|
||||
uint32_t level0 = 0;
|
||||
uint32_t level1 = 0;
|
||||
set_pil_in_fn set_pil_in;
|
||||
|
||||
assert(state != NULL);
|
||||
assert(state->parent != NULL);
|
||||
|
||||
/* IRQ for CPU 0 (no SMP support) */
|
||||
pend = (state->pending | state->force[0])
|
||||
& state->mask[0];
|
||||
|
||||
level0 = pend & ~state->level;
|
||||
level1 = pend & state->level;
|
||||
|
||||
trace_grlib_irqmp_check_irqs(state->pending, state->force[0],
|
||||
state->mask[0], level1, level0);
|
||||
|
||||
set_pil_in = (set_pil_in_fn)state->parent->set_pil_in;
|
||||
|
||||
/* Trigger level1 interrupt first and level0 if there is no level1 */
|
||||
if (level1 != 0) {
|
||||
set_pil_in(state->parent->set_pil_in_opaque, level1);
|
||||
} else {
|
||||
set_pil_in(state->parent->set_pil_in_opaque, level0);
|
||||
}
|
||||
}
|
||||
|
||||
void grlib_irqmp_ack(DeviceState *dev, int intno)
|
||||
{
|
||||
SysBusDevice *sdev;
|
||||
IRQMP *irqmp;
|
||||
IRQMPState *state;
|
||||
uint32_t mask;
|
||||
|
||||
assert(dev != NULL);
|
||||
|
||||
sdev = sysbus_from_qdev(dev);
|
||||
assert(sdev != NULL);
|
||||
|
||||
irqmp = FROM_SYSBUS(typeof(*irqmp), sdev);
|
||||
assert(irqmp != NULL);
|
||||
|
||||
state = irqmp->state;
|
||||
assert(state != NULL);
|
||||
|
||||
intno &= 15;
|
||||
mask = 1 << intno;
|
||||
|
||||
trace_grlib_irqmp_ack(intno);
|
||||
|
||||
/* Clear registers */
|
||||
state->pending &= ~mask;
|
||||
state->force[0] &= ~mask; /* Only CPU 0 (No SMP support) */
|
||||
|
||||
grlib_irqmp_check_irqs(state);
|
||||
}
|
||||
|
||||
void grlib_irqmp_set_irq(void *opaque, int irq, int level)
|
||||
{
|
||||
IRQMP *irqmp;
|
||||
IRQMPState *s;
|
||||
int i = 0;
|
||||
|
||||
assert(opaque != NULL);
|
||||
|
||||
irqmp = FROM_SYSBUS(typeof(*irqmp), sysbus_from_qdev(opaque));
|
||||
assert(irqmp != NULL);
|
||||
|
||||
s = irqmp->state;
|
||||
assert(s != NULL);
|
||||
assert(s->parent != NULL);
|
||||
|
||||
|
||||
if (level) {
|
||||
trace_grlib_irqmp_set_irq(irq);
|
||||
|
||||
if (s->broadcast & 1 << irq) {
|
||||
/* Broadcasted IRQ */
|
||||
for (i = 0; i < IRQMP_MAX_CPU; i++) {
|
||||
s->force[i] |= 1 << irq;
|
||||
}
|
||||
} else {
|
||||
s->pending |= 1 << irq;
|
||||
}
|
||||
grlib_irqmp_check_irqs(s);
|
||||
|
||||
}
|
||||
}
|
||||
|
||||
static uint32_t grlib_irqmp_readl(void *opaque, target_phys_addr_t addr)
|
||||
{
|
||||
IRQMP *irqmp = opaque;
|
||||
IRQMPState *state;
|
||||
|
||||
assert(irqmp != NULL);
|
||||
state = irqmp->state;
|
||||
assert(state != NULL);
|
||||
|
||||
addr &= 0xff;
|
||||
|
||||
/* global registers */
|
||||
switch (addr) {
|
||||
case LEVEL_OFFSET:
|
||||
return state->level;
|
||||
|
||||
case PENDING_OFFSET:
|
||||
return state->pending;
|
||||
|
||||
case FORCE0_OFFSET:
|
||||
/* This register is an "alias" for the force register of CPU 0 */
|
||||
return state->force[0];
|
||||
|
||||
case CLEAR_OFFSET:
|
||||
case MP_STATUS_OFFSET:
|
||||
/* Always read as 0 */
|
||||
return 0;
|
||||
|
||||
case BROADCAST_OFFSET:
|
||||
return state->broadcast;
|
||||
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
||||
/* mask registers */
|
||||
if (addr >= MASK_OFFSET && addr < FORCE_OFFSET) {
|
||||
int cpu = (addr - MASK_OFFSET) / 4;
|
||||
assert(cpu >= 0 && cpu < IRQMP_MAX_CPU);
|
||||
|
||||
return state->mask[cpu];
|
||||
}
|
||||
|
||||
/* force registers */
|
||||
if (addr >= FORCE_OFFSET && addr < EXTENDED_OFFSET) {
|
||||
int cpu = (addr - FORCE_OFFSET) / 4;
|
||||
assert(cpu >= 0 && cpu < IRQMP_MAX_CPU);
|
||||
|
||||
return state->force[cpu];
|
||||
}
|
||||
|
||||
/* extended (not supported) */
|
||||
if (addr >= EXTENDED_OFFSET && addr < IRQMP_REG_SIZE) {
|
||||
int cpu = (addr - EXTENDED_OFFSET) / 4;
|
||||
assert(cpu >= 0 && cpu < IRQMP_MAX_CPU);
|
||||
|
||||
return state->extended[cpu];
|
||||
}
|
||||
|
||||
trace_grlib_irqmp_unknown_register("read", addr);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void
|
||||
grlib_irqmp_writel(void *opaque, target_phys_addr_t addr, uint32_t value)
|
||||
{
|
||||
IRQMP *irqmp = opaque;
|
||||
IRQMPState *state;
|
||||
|
||||
assert(irqmp != NULL);
|
||||
state = irqmp->state;
|
||||
assert(state != NULL);
|
||||
|
||||
addr &= 0xff;
|
||||
|
||||
/* global registers */
|
||||
switch (addr) {
|
||||
case LEVEL_OFFSET:
|
||||
value &= 0xFFFF << 1; /* clean up the value */
|
||||
state->level = value;
|
||||
return;
|
||||
|
||||
case PENDING_OFFSET:
|
||||
/* Read Only */
|
||||
return;
|
||||
|
||||
case FORCE0_OFFSET:
|
||||
/* This register is an "alias" for the force register of CPU 0 */
|
||||
|
||||
value &= 0xFFFE; /* clean up the value */
|
||||
state->force[0] = value;
|
||||
grlib_irqmp_check_irqs(irqmp->state);
|
||||
return;
|
||||
|
||||
case CLEAR_OFFSET:
|
||||
value &= ~1; /* clean up the value */
|
||||
state->pending &= ~value;
|
||||
return;
|
||||
|
||||
case MP_STATUS_OFFSET:
|
||||
/* Read Only (no SMP support) */
|
||||
return;
|
||||
|
||||
case BROADCAST_OFFSET:
|
||||
value &= 0xFFFE; /* clean up the value */
|
||||
state->broadcast = value;
|
||||
return;
|
||||
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
||||
/* mask registers */
|
||||
if (addr >= MASK_OFFSET && addr < FORCE_OFFSET) {
|
||||
int cpu = (addr - MASK_OFFSET) / 4;
|
||||
assert(cpu >= 0 && cpu < IRQMP_MAX_CPU);
|
||||
|
||||
value &= ~1; /* clean up the value */
|
||||
state->mask[cpu] = value;
|
||||
grlib_irqmp_check_irqs(irqmp->state);
|
||||
return;
|
||||
}
|
||||
|
||||
/* force registers */
|
||||
if (addr >= FORCE_OFFSET && addr < EXTENDED_OFFSET) {
|
||||
int cpu = (addr - FORCE_OFFSET) / 4;
|
||||
assert(cpu >= 0 && cpu < IRQMP_MAX_CPU);
|
||||
|
||||
uint32_t force = value & 0xFFFE;
|
||||
uint32_t clear = (value >> 16) & 0xFFFE;
|
||||
uint32_t old = state->force[cpu];
|
||||
|
||||
state->force[cpu] = (old | force) & ~clear;
|
||||
grlib_irqmp_check_irqs(irqmp->state);
|
||||
return;
|
||||
}
|
||||
|
||||
/* extended (not supported) */
|
||||
if (addr >= EXTENDED_OFFSET && addr < IRQMP_REG_SIZE) {
|
||||
int cpu = (addr - EXTENDED_OFFSET) / 4;
|
||||
assert(cpu >= 0 && cpu < IRQMP_MAX_CPU);
|
||||
|
||||
value &= 0xF; /* clean up the value */
|
||||
state->extended[cpu] = value;
|
||||
return;
|
||||
}
|
||||
|
||||
trace_grlib_irqmp_unknown_register("write", addr);
|
||||
}
|
||||
|
||||
static CPUReadMemoryFunc * const grlib_irqmp_read[] = {
|
||||
NULL, NULL, &grlib_irqmp_readl,
|
||||
};
|
||||
|
||||
static CPUWriteMemoryFunc * const grlib_irqmp_write[] = {
|
||||
NULL, NULL, &grlib_irqmp_writel,
|
||||
};
|
||||
|
||||
static void grlib_irqmp_reset(DeviceState *d)
|
||||
{
|
||||
IRQMP *irqmp = container_of(d, IRQMP, busdev.qdev);
|
||||
assert(irqmp != NULL);
|
||||
assert(irqmp->state != NULL);
|
||||
|
||||
memset(irqmp->state, 0, sizeof *irqmp->state);
|
||||
irqmp->state->parent = irqmp;
|
||||
}
|
||||
|
||||
static int grlib_irqmp_init(SysBusDevice *dev)
|
||||
{
|
||||
IRQMP *irqmp = FROM_SYSBUS(typeof(*irqmp), dev);
|
||||
int irqmp_regs;
|
||||
|
||||
assert(irqmp != NULL);
|
||||
|
||||
/* Check parameters */
|
||||
if (irqmp->set_pil_in == NULL) {
|
||||
return -1;
|
||||
}
|
||||
|
||||
irqmp_regs = cpu_register_io_memory(grlib_irqmp_read,
|
||||
grlib_irqmp_write,
|
||||
irqmp, DEVICE_NATIVE_ENDIAN);
|
||||
|
||||
irqmp->state = qemu_mallocz(sizeof *irqmp->state);
|
||||
|
||||
if (irqmp_regs < 0) {
|
||||
return -1;
|
||||
}
|
||||
|
||||
sysbus_init_mmio(dev, IRQMP_REG_SIZE, irqmp_regs);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static SysBusDeviceInfo grlib_irqmp_info = {
|
||||
.init = grlib_irqmp_init,
|
||||
.qdev.name = "grlib,irqmp",
|
||||
.qdev.reset = grlib_irqmp_reset,
|
||||
.qdev.size = sizeof(IRQMP),
|
||||
.qdev.props = (Property[]) {
|
||||
DEFINE_PROP_PTR("set_pil_in", IRQMP, set_pil_in),
|
||||
DEFINE_PROP_PTR("set_pil_in_opaque", IRQMP, set_pil_in_opaque),
|
||||
DEFINE_PROP_END_OF_LIST(),
|
||||
}
|
||||
};
|
||||
|
||||
static void grlib_irqmp_register(void)
|
||||
{
|
||||
sysbus_register_withprop(&grlib_irqmp_info);
|
||||
}
|
||||
|
||||
device_init(grlib_irqmp_register)
|
||||
@ -234,3 +234,9 @@ disable grlib_gptimer_hit(int id) "timer:%d HIT"
|
||||
disable grlib_gptimer_readl(int id, const char *s, uint32_t val) "timer:%d %s 0x%x"
|
||||
disable grlib_gptimer_writel(int id, const char *s, uint32_t val) "timer:%d %s 0x%x"
|
||||
disable grlib_gptimer_unknown_register(const char *op, uint64_t val) "%s unknown register 0x%"PRIx64""
|
||||
|
||||
# hw/grlib_irqmp.c
|
||||
disable grlib_irqmp_check_irqs(uint32_t pend, uint32_t force, uint32_t mask, uint32_t lvl1, uint32_t lvl2) "pend:0x%04x force:0x%04x mask:0x%04x lvl1:0x%04x lvl0:0x%04x\n"
|
||||
disable grlib_irqmp_ack(int intno) "interrupt:%d"
|
||||
disable grlib_irqmp_set_irq(int irq) "Raise CPU IRQ %d"
|
||||
disable grlib_irqmp_unknown_register(const char *op, uint64_t val) "%s unknown register 0x%"PRIx64""
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user