david.venhoff/QEMU-Nyx-fork
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

tcg/arm: Implement movcond_i32

Browse Source 
Implement movcond_i32 for ARM, as the sequence
  mov dst, v2   (implicitly done by the tcg common code)
  cmp c1, c2
  movCC dst, v1

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
This commit is contained in:
Peter Maydell 2012-09-26 19:48:55 +01:00 committed by Aurelien Jarno
parent 7fc645bf7a
commit 4a1d241e3c
2 changed files with 11 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
tcg/arm/tcg-target.c
View File

@ -1572,6 +1572,15 @@ static inline void tcg_out_op(TCGContext *s, TCGOpcode opc,
case INDEX_op_movi_i32: case INDEX_op_movi_i32:
tcg_out_movi32(s, COND_AL, args[0], args[1]); tcg_out_movi32(s, COND_AL, args[0], args[1]);
break; break;
case INDEX_op_movcond_i32:
/* Constraints mean that v2 is always in the same register as dest,
* so we only need to do "if condition passed, move v1 to dest".
*/
tcg_out_dat_rI(s, COND_AL, ARITH_CMP, 0,
args[1], args[2], const_args[2]);
tcg_out_dat_rI(s, tcg_cond_to_arm_cond[args[5]],
ARITH_MOV, args[0], 0, args[3], const_args[3]);
break;
case INDEX_op_add_i32: case INDEX_op_add_i32:
c = ARITH_ADD; c = ARITH_ADD;
goto gen_arith; goto gen_arith;
@ -1782,6 +1791,7 @@ static const TCGTargetOpDef arm_op_defs[] = {
{ INDEX_op_brcond_i32, { "r", "rI" } }, { INDEX_op_brcond_i32, { "r", "rI" } },
{ INDEX_op_setcond_i32, { "r", "r", "rI" } }, { INDEX_op_setcond_i32, { "r", "r", "rI" } },
{ INDEX_op_movcond_i32, { "r", "r", "rI", "rI", "0" } },
/* TODO: "r", "r", "r", "r", "ri", "ri" */ /* TODO: "r", "r", "r", "r", "ri", "ri" */
{ INDEX_op_add2_i32, { "r", "r", "r", "r", "r", "r" } }, { INDEX_op_add2_i32, { "r", "r", "r", "r", "r", "r" } },

2
tcg/arm/tcg-target.h
View File

@ -73,7 +73,7 @@ typedef enum {
#define TCG_TARGET_HAS_nand_i32 0 #define TCG_TARGET_HAS_nand_i32 0
#define TCG_TARGET_HAS_nor_i32 0 #define TCG_TARGET_HAS_nor_i32 0
#define TCG_TARGET_HAS_deposit_i32 0 #define TCG_TARGET_HAS_deposit_i32 0
#define TCG_TARGET_HAS_movcond_i32 0 #define TCG_TARGET_HAS_movcond_i32 1
#define TCG_TARGET_HAS_GUEST_BASE #define TCG_TARGET_HAS_GUEST_BASE