target-i386: disable LINT0 after reset
Due to old Seabios bug, QEMU reenable LINT0 after reset. This bug is long gone and therefore this hack is no longer needed. Since it violates the specifications, it is removed. Signed-off-by: Nadav Amit <namit@cs.technion.ac.il> Message-Id: <1428881529-29459-2-git-send-email-namit@cs.technion.ac.il> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
This commit is contained in:
		
							parent
							
								
									7398dfc779
								
							
						
					
					
						commit
						b8eb5512fd
					
				| @ -243,15 +243,6 @@ static void apic_reset_common(DeviceState *dev) | ||||
|     info->vapic_base_update(s); | ||||
| 
 | ||||
|     apic_init_reset(dev); | ||||
| 
 | ||||
|     if (bsp) { | ||||
|         /*
 | ||||
|          * LINT0 delivery mode on CPU #0 is set to ExtInt at initialization | ||||
|          * time typically by BIOS, so PIC interrupt can be delivered to the | ||||
|          * processor when local APIC is enabled. | ||||
|          */ | ||||
|         s->lvt[APIC_LVT_LINT0] = 0x700; | ||||
|     } | ||||
| } | ||||
| 
 | ||||
| /* This function is only used for old state version 1 and 2 */ | ||||
|  | ||||
		Loading…
	
	
			
			x
			
			
		
	
		Reference in New Issue
	
	Block a user
	 Nadav Amit
						Nadav Amit