target-arm: Make Cortex-A15 CBAR read-only
The Cortex-A15's CBAR register is actually read-only (unlike that of the Cortex-A9). Correct our model to match the hardware. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
This commit is contained in:
		
							parent
							
								
									f318cec6ad
								
							
						
					
					
						commit
						c29f9a0a29
					
				@ -744,7 +744,7 @@ static void cortex_a15_initfn(Object *obj)
 | 
			
		||||
    set_feature(&cpu->env, ARM_FEATURE_ARM_DIV);
 | 
			
		||||
    set_feature(&cpu->env, ARM_FEATURE_GENERIC_TIMER);
 | 
			
		||||
    set_feature(&cpu->env, ARM_FEATURE_DUMMY_C15_REGS);
 | 
			
		||||
    set_feature(&cpu->env, ARM_FEATURE_CBAR);
 | 
			
		||||
    set_feature(&cpu->env, ARM_FEATURE_CBAR_RO);
 | 
			
		||||
    set_feature(&cpu->env, ARM_FEATURE_LPAE);
 | 
			
		||||
    cpu->kvm_target = QEMU_KVM_ARM_TARGET_CORTEX_A15;
 | 
			
		||||
    cpu->midr = 0x412fc0f1;
 | 
			
		||||
 | 
			
		||||
		Loading…
	
	
			
			x
			
			
		
	
		Reference in New Issue
	
	Block a user