ths
|
62c5609aa5
|
Catch unaligned sc/scd.
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2642 c046a42c-6fe2-441c-8c8c-71466251a162
|
2007-04-09 14:14:21 +00:00 |
|
ths
|
60aa19abef
|
Actually enable 64bit configuration.
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2565 c046a42c-6fe2-441c-8c8c-71466251a162
|
2007-04-01 12:36:18 +00:00 |
|
ths
|
36d2395873
|
MIPS FPU dynamic activation, part 1, by Herve Poussineau.
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2463 c046a42c-6fe2-441c-8c8c-71466251a162
|
2007-02-28 22:37:42 +00:00 |
|
ths
|
c570fd169c
|
Preliminiary MIPS64 support, disabled by default due to performance impact.
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2250 c046a42c-6fe2-441c-8c8c-71466251a162
|
2006-12-21 01:19:56 +00:00 |
|
bellard
|
d796321b6b
|
lwu support - generate exception if unaligned pc (Marius Groeger)
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2025 c046a42c-6fe2-441c-8c8c-71466251a162
|
2006-06-26 20:02:45 +00:00 |
|
bellard
|
6ea83fedc8
|
MIPS FPU support (Marius Goeger)
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@1964 c046a42c-6fe2-441c-8c8c-71466251a162
|
2006-06-14 12:56:19 +00:00 |
|
bellard
|
4ad40f366f
|
MIPS fixes (Daniel Jacobowitz)
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@1690 c046a42c-6fe2-441c-8c8c-71466251a162
|
2005-12-05 19:59:36 +00:00 |
|
bellard
|
6af0bf9c7c
|
MIPS target (Jocelyn Mayer)
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@1464 c046a42c-6fe2-441c-8c8c-71466251a162
|
2005-07-02 14:58:51 +00:00 |
|