b033271f11
Let's define an object class for each Aspeed SoC we support. A AspeedSoCInfo struct gathers the SoC specifications which can later be used by an instance of the class or by a board using the SoC. Signed-off-by: Cédric Le Goater <clg@kaod.org> Reviewed-by: Andrew Jeffery <andrew@aj.id.au> Message-id: 1473438177-26079-4-git-send-email-clg@kaod.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
60 lines
1.4 KiB
C
60 lines
1.4 KiB
C
/*
|
|
* ASPEED SoC family
|
|
*
|
|
* Andrew Jeffery <andrew@aj.id.au>
|
|
*
|
|
* Copyright 2016 IBM Corp.
|
|
*
|
|
* This code is licensed under the GPL version 2 or later. See
|
|
* the COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#ifndef ASPEED_SOC_H
|
|
#define ASPEED_SOC_H
|
|
|
|
#include "hw/arm/arm.h"
|
|
#include "hw/intc/aspeed_vic.h"
|
|
#include "hw/misc/aspeed_scu.h"
|
|
#include "hw/misc/aspeed_sdmc.h"
|
|
#include "hw/timer/aspeed_timer.h"
|
|
#include "hw/i2c/aspeed_i2c.h"
|
|
#include "hw/ssi/aspeed_smc.h"
|
|
|
|
typedef struct AspeedSoCState {
|
|
/*< private >*/
|
|
DeviceState parent;
|
|
|
|
/*< public >*/
|
|
ARMCPU *cpu;
|
|
MemoryRegion iomem;
|
|
AspeedVICState vic;
|
|
AspeedTimerCtrlState timerctrl;
|
|
AspeedI2CState i2c;
|
|
AspeedSCUState scu;
|
|
AspeedSMCState smc;
|
|
AspeedSMCState spi;
|
|
AspeedSDMCState sdmc;
|
|
} AspeedSoCState;
|
|
|
|
#define TYPE_ASPEED_SOC "aspeed-soc"
|
|
#define ASPEED_SOC(obj) OBJECT_CHECK(AspeedSoCState, (obj), TYPE_ASPEED_SOC)
|
|
|
|
typedef struct AspeedSoCInfo {
|
|
const char *name;
|
|
const char *cpu_model;
|
|
uint32_t silicon_rev;
|
|
hwaddr sdram_base;
|
|
} AspeedSoCInfo;
|
|
|
|
typedef struct AspeedSoCClass {
|
|
DeviceClass parent_class;
|
|
AspeedSoCInfo *info;
|
|
} AspeedSoCClass;
|
|
|
|
#define ASPEED_SOC_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(AspeedSoCClass, (klass), TYPE_ASPEED_SOC)
|
|
#define ASPEED_SOC_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(AspeedSoCClass, (obj), TYPE_ASPEED_SOC)
|
|
|
|
#endif /* ASPEED_SOC_H */
|