This enables reboot of a guest from U-Boot and Linux. Signed-off-by: Cédric Le Goater <clg@kaod.org> Reviewed-by: Joel Stanley <joel@jms.id.au> Message-id: 1485452251-1593-3-git-send-email-clg@kaod.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
		
			
				
	
	
		
			70 lines
		
	
	
		
			1.7 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			70 lines
		
	
	
		
			1.7 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * ASPEED SoC family
 | 
						|
 *
 | 
						|
 * Andrew Jeffery <andrew@aj.id.au>
 | 
						|
 *
 | 
						|
 * Copyright 2016 IBM Corp.
 | 
						|
 *
 | 
						|
 * This code is licensed under the GPL version 2 or later.  See
 | 
						|
 * the COPYING file in the top-level directory.
 | 
						|
 */
 | 
						|
 | 
						|
#ifndef ASPEED_SOC_H
 | 
						|
#define ASPEED_SOC_H
 | 
						|
 | 
						|
#include "hw/arm/arm.h"
 | 
						|
#include "hw/intc/aspeed_vic.h"
 | 
						|
#include "hw/misc/aspeed_scu.h"
 | 
						|
#include "hw/misc/aspeed_sdmc.h"
 | 
						|
#include "hw/timer/aspeed_timer.h"
 | 
						|
#include "hw/i2c/aspeed_i2c.h"
 | 
						|
#include "hw/ssi/aspeed_smc.h"
 | 
						|
#include "hw/watchdog/wdt_aspeed.h"
 | 
						|
 | 
						|
#define ASPEED_SPIS_NUM  2
 | 
						|
 | 
						|
typedef struct AspeedSoCState {
 | 
						|
    /*< private >*/
 | 
						|
    DeviceState parent;
 | 
						|
 | 
						|
    /*< public >*/
 | 
						|
    ARMCPU cpu;
 | 
						|
    MemoryRegion iomem;
 | 
						|
    MemoryRegion sram;
 | 
						|
    AspeedVICState vic;
 | 
						|
    AspeedTimerCtrlState timerctrl;
 | 
						|
    AspeedI2CState i2c;
 | 
						|
    AspeedSCUState scu;
 | 
						|
    AspeedSMCState fmc;
 | 
						|
    AspeedSMCState spi[ASPEED_SPIS_NUM];
 | 
						|
    AspeedSDMCState sdmc;
 | 
						|
    AspeedWDTState wdt;
 | 
						|
} AspeedSoCState;
 | 
						|
 | 
						|
#define TYPE_ASPEED_SOC "aspeed-soc"
 | 
						|
#define ASPEED_SOC(obj) OBJECT_CHECK(AspeedSoCState, (obj), TYPE_ASPEED_SOC)
 | 
						|
 | 
						|
typedef struct AspeedSoCInfo {
 | 
						|
    const char *name;
 | 
						|
    const char *cpu_model;
 | 
						|
    uint32_t silicon_rev;
 | 
						|
    hwaddr sdram_base;
 | 
						|
    uint64_t sram_size;
 | 
						|
    int spis_num;
 | 
						|
    const hwaddr *spi_bases;
 | 
						|
    const char *fmc_typename;
 | 
						|
    const char **spi_typename;
 | 
						|
} AspeedSoCInfo;
 | 
						|
 | 
						|
typedef struct AspeedSoCClass {
 | 
						|
    DeviceClass parent_class;
 | 
						|
    AspeedSoCInfo *info;
 | 
						|
} AspeedSoCClass;
 | 
						|
 | 
						|
#define ASPEED_SOC_CLASS(klass)                                         \
 | 
						|
    OBJECT_CLASS_CHECK(AspeedSoCClass, (klass), TYPE_ASPEED_SOC)
 | 
						|
#define ASPEED_SOC_GET_CLASS(obj)                               \
 | 
						|
    OBJECT_GET_CLASS(AspeedSoCClass, (obj), TYPE_ASPEED_SOC)
 | 
						|
 | 
						|
#endif /* ASPEED_SOC_H */
 |