0ec7b3e7f2
Pick a uniform chardev type name. Signed-off-by: Marc-André Lureau <marcandre.lureau@redhat.com> Reviewed-by: Eric Blake <eblake@redhat.com> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
71 lines
1.9 KiB
C
71 lines
1.9 KiB
C
/*
|
|
* Device model for Cadence UART
|
|
*
|
|
* Copyright (c) 2010 Xilinx Inc.
|
|
* Copyright (c) 2012 Peter A.G. Crosthwaite (peter.crosthwaite@petalogix.com)
|
|
* Copyright (c) 2012 PetaLogix Pty Ltd.
|
|
* Written by Haibing Ma
|
|
* M.Habib
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version
|
|
* 2 of the License, or (at your option) any later version.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef CADENCE_UART_H
|
|
|
|
#include "hw/sysbus.h"
|
|
#include "sysemu/char.h"
|
|
#include "qemu/timer.h"
|
|
|
|
#define CADENCE_UART_RX_FIFO_SIZE 16
|
|
#define CADENCE_UART_TX_FIFO_SIZE 16
|
|
|
|
#define CADENCE_UART_R_MAX (0x48/4)
|
|
|
|
#define TYPE_CADENCE_UART "cadence_uart"
|
|
#define CADENCE_UART(obj) OBJECT_CHECK(CadenceUARTState, (obj), \
|
|
TYPE_CADENCE_UART)
|
|
|
|
typedef struct {
|
|
/*< private >*/
|
|
SysBusDevice parent_obj;
|
|
|
|
/*< public >*/
|
|
MemoryRegion iomem;
|
|
uint32_t r[CADENCE_UART_R_MAX];
|
|
uint8_t rx_fifo[CADENCE_UART_RX_FIFO_SIZE];
|
|
uint8_t tx_fifo[CADENCE_UART_TX_FIFO_SIZE];
|
|
uint32_t rx_wpos;
|
|
uint32_t rx_count;
|
|
uint32_t tx_count;
|
|
uint64_t char_tx_time;
|
|
CharBackend chr;
|
|
qemu_irq irq;
|
|
QEMUTimer *fifo_trigger_handle;
|
|
} CadenceUARTState;
|
|
|
|
static inline DeviceState *cadence_uart_create(hwaddr addr,
|
|
qemu_irq irq,
|
|
Chardev *chr)
|
|
{
|
|
DeviceState *dev;
|
|
SysBusDevice *s;
|
|
|
|
dev = qdev_create(NULL, TYPE_CADENCE_UART);
|
|
s = SYS_BUS_DEVICE(dev);
|
|
qdev_prop_set_chr(dev, "chardev", chr);
|
|
qdev_init_nofail(dev);
|
|
sysbus_mmio_map(s, 0, addr);
|
|
sysbus_connect_irq(s, 0, irq);
|
|
|
|
return dev;
|
|
}
|
|
|
|
#define CADENCE_UART_H
|
|
#endif
|