Peter Maydell e1be0a576b nvic: Implement NVIC_ITNS<n> registers
For v8M, the NVIC has a new set of registers per interrupt,
NVIC_ITNS<n>. These determine whether the interrupt targets Secure
or Non-secure state. Implement the register read/write code for
these, and make them cause NVIC_IABR, NVIC_ICER, NVIC_ISER,
NVIC_ICPR, NVIC_IPR and NVIC_ISPR to RAZ/WI for non-secure
accesses to fields corresponding to interrupts which are
configured to target secure state.

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 1505240046-11454-8-git-send-email-peter.maydell@linaro.org
2017-09-21 16:29:27 +01:00
..
2016-10-04 13:28:07 +01:00
2016-10-04 13:28:09 +01:00
2017-01-27 18:07:59 +01:00
2017-01-24 23:26:52 +03:00
2017-09-08 09:30:55 +10:00
2017-06-23 11:51:50 +02:00
2016-05-18 15:04:27 +03:00
2017-06-20 14:31:32 +02:00
2013-04-08 18:13:10 +02:00
2017-09-08 16:15:17 +03:00
2017-09-15 10:29:48 +10:00
2017-02-28 17:10:00 +00:00
2017-01-27 18:07:59 +01:00
2017-01-27 18:07:59 +01:00
2017-04-24 12:32:12 +01:00
2017-06-01 18:49:22 +02:00
2014-10-23 16:41:25 +02:00
2017-09-08 16:15:17 +03:00
2013-04-08 18:13:10 +02:00