 1b5ec23467
			
		
	
	
		1b5ec23467
		
	
	
	
	
		
			
			It will be needed in the next patch. Reviewed-by: Jan Kiszka <jan.kiszka@siemens.com> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
		
			
				
	
	
		
			125 lines
		
	
	
		
			3.7 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			125 lines
		
	
	
		
			3.7 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| #ifndef CPU_COMMON_H
 | |
| #define CPU_COMMON_H 1
 | |
| 
 | |
| /* CPU interfaces that are target independent.  */
 | |
| 
 | |
| #ifndef CONFIG_USER_ONLY
 | |
| #include "exec/hwaddr.h"
 | |
| #endif
 | |
| 
 | |
| #ifndef NEED_CPU_H
 | |
| #include "exec/poison.h"
 | |
| #endif
 | |
| 
 | |
| #include "qemu/bswap.h"
 | |
| #include "qemu/queue.h"
 | |
| 
 | |
| /**
 | |
|  * CPUListState:
 | |
|  * @cpu_fprintf: Print function.
 | |
|  * @file: File to print to using @cpu_fprint.
 | |
|  *
 | |
|  * State commonly used for iterating over CPU models.
 | |
|  */
 | |
| typedef struct CPUListState {
 | |
|     fprintf_function cpu_fprintf;
 | |
|     FILE *file;
 | |
| } CPUListState;
 | |
| 
 | |
| #if !defined(CONFIG_USER_ONLY)
 | |
| 
 | |
| enum device_endian {
 | |
|     DEVICE_NATIVE_ENDIAN,
 | |
|     DEVICE_BIG_ENDIAN,
 | |
|     DEVICE_LITTLE_ENDIAN,
 | |
| };
 | |
| 
 | |
| /* address in the RAM (different from a physical address) */
 | |
| #if defined(CONFIG_XEN_BACKEND)
 | |
| typedef uint64_t ram_addr_t;
 | |
| #  define RAM_ADDR_MAX UINT64_MAX
 | |
| #  define RAM_ADDR_FMT "%" PRIx64
 | |
| #else
 | |
| typedef uintptr_t ram_addr_t;
 | |
| #  define RAM_ADDR_MAX UINTPTR_MAX
 | |
| #  define RAM_ADDR_FMT "%" PRIxPTR
 | |
| #endif
 | |
| 
 | |
| /* memory API */
 | |
| 
 | |
| typedef void CPUWriteMemoryFunc(void *opaque, hwaddr addr, uint32_t value);
 | |
| typedef uint32_t CPUReadMemoryFunc(void *opaque, hwaddr addr);
 | |
| 
 | |
| void qemu_ram_remap(ram_addr_t addr, ram_addr_t length);
 | |
| /* This should not be used by devices.  */
 | |
| MemoryRegion *qemu_ram_addr_from_host(void *ptr, ram_addr_t *ram_addr);
 | |
| void qemu_ram_set_idstr(ram_addr_t addr, const char *name, DeviceState *dev);
 | |
| 
 | |
| void cpu_physical_memory_rw(hwaddr addr, uint8_t *buf,
 | |
|                             int len, int is_write);
 | |
| static inline void cpu_physical_memory_read(hwaddr addr,
 | |
|                                             void *buf, int len)
 | |
| {
 | |
|     cpu_physical_memory_rw(addr, buf, len, 0);
 | |
| }
 | |
| static inline void cpu_physical_memory_write(hwaddr addr,
 | |
|                                              const void *buf, int len)
 | |
| {
 | |
|     cpu_physical_memory_rw(addr, (void *)buf, len, 1);
 | |
| }
 | |
| void *cpu_physical_memory_map(hwaddr addr,
 | |
|                               hwaddr *plen,
 | |
|                               int is_write);
 | |
| void cpu_physical_memory_unmap(void *buffer, hwaddr len,
 | |
|                                int is_write, hwaddr access_len);
 | |
| void *cpu_register_map_client(void *opaque, void (*callback)(void *opaque));
 | |
| 
 | |
| bool cpu_physical_memory_is_io(hwaddr phys_addr);
 | |
| 
 | |
| /* Coalesced MMIO regions are areas where write operations can be reordered.
 | |
|  * This usually implies that write operations are side-effect free.  This allows
 | |
|  * batching which can make a major impact on performance when using
 | |
|  * virtualization.
 | |
|  */
 | |
| void qemu_flush_coalesced_mmio_buffer(void);
 | |
| 
 | |
| uint32_t ldub_phys(hwaddr addr);
 | |
| uint32_t lduw_le_phys(hwaddr addr);
 | |
| uint32_t lduw_be_phys(hwaddr addr);
 | |
| uint32_t ldl_le_phys(hwaddr addr);
 | |
| uint32_t ldl_be_phys(hwaddr addr);
 | |
| uint64_t ldq_le_phys(hwaddr addr);
 | |
| uint64_t ldq_be_phys(hwaddr addr);
 | |
| void stb_phys(hwaddr addr, uint32_t val);
 | |
| void stw_le_phys(hwaddr addr, uint32_t val);
 | |
| void stw_be_phys(hwaddr addr, uint32_t val);
 | |
| void stl_le_phys(hwaddr addr, uint32_t val);
 | |
| void stl_be_phys(hwaddr addr, uint32_t val);
 | |
| void stq_le_phys(hwaddr addr, uint64_t val);
 | |
| void stq_be_phys(hwaddr addr, uint64_t val);
 | |
| 
 | |
| #ifdef NEED_CPU_H
 | |
| uint32_t lduw_phys(hwaddr addr);
 | |
| uint32_t ldl_phys(hwaddr addr);
 | |
| uint64_t ldq_phys(hwaddr addr);
 | |
| void stl_phys_notdirty(hwaddr addr, uint32_t val);
 | |
| void stw_phys(hwaddr addr, uint32_t val);
 | |
| void stl_phys(hwaddr addr, uint32_t val);
 | |
| void stq_phys(hwaddr addr, uint64_t val);
 | |
| #endif
 | |
| 
 | |
| void cpu_physical_memory_write_rom(hwaddr addr,
 | |
|                                    const uint8_t *buf, int len);
 | |
| 
 | |
| extern struct MemoryRegion io_mem_rom;
 | |
| extern struct MemoryRegion io_mem_notdirty;
 | |
| 
 | |
| typedef void (RAMBlockIterFunc)(void *host_addr,
 | |
|     ram_addr_t offset, ram_addr_t length, void *opaque);
 | |
| 
 | |
| void qemu_ram_foreach_block(RAMBlockIterFunc func, void *opaque);
 | |
| 
 | |
| #endif
 | |
| 
 | |
| #endif /* !CPU_COMMON_H */
 |