Guenter Roeck
59520dc65e
hw/arm/exynos4210: Add DMA support for the Exynos4210
QEMU already supports pl330. Instantiate it for Exynos4210.
Relevant part of Linux arch/arm/boot/dts/exynos4.dtsi:
/ {
soc: soc {
amba {
pdma0: pdma@12680000 {
compatible = "arm,pl330", "arm,primecell";
reg = <0x12680000 0x1000>;
interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clock CLK_PDMA0>;
clock-names = "apb_pclk";
#dma-cells = <1>;
#dma-channels = <8>;
#dma-requests = <32>;
};
pdma1: pdma@12690000 {
compatible = "arm,pl330", "arm,primecell";
reg = <0x12690000 0x1000>;
interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clock CLK_PDMA1>;
clock-names = "apb_pclk";
#dma-cells = <1>;
#dma-channels = <8>;
#dma-requests = <32>;
};
mdma1: mdma@12850000 {
compatible = "arm,pl330", "arm,primecell";
reg = <0x12850000 0x1000>;
interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clock CLK_MDMA>;
clock-names = "apb_pclk";
#dma-cells = <1>;
#dma-channels = <8>;
#dma-requests = <1>;
};
};
};
};
Signed-off-by: Guenter Roeck <linux@roeck-us.net>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Message-id: 20190520214342.13709-4-philmd@redhat.com
[PMD: Do not set default qdev properties, create the controllers in the SoC
rather than the board (Peter Maydell), add dtsi in commit message]
Signed-off-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2019-05-23 14:47:44 +01:00
..
2019-03-22 16:18:07 +00:00
2019-05-20 18:40:02 -04:00
2019-03-07 21:45:53 +01:00
2019-03-28 09:18:53 +00:00
2019-05-23 14:47:44 +01:00
2019-04-01 08:53:40 +02:00
2019-05-20 18:40:02 -04:00
2019-03-07 21:45:53 +01:00
2019-05-17 16:17:34 +01:00
2019-05-20 18:40:02 -04:00
2019-03-07 21:45:53 +01:00
2019-03-07 21:46:19 +01:00
2019-05-20 18:40:02 -04:00
2019-04-29 17:36:03 +01:00
2019-03-25 17:01:10 +00:00
2019-03-28 09:18:53 +00:00
2019-03-07 21:45:53 +01:00
2019-05-13 09:36:31 +02:00
2019-05-20 18:40:02 -04:00
2019-05-13 16:52:56 +01:00
2019-05-15 11:56:53 +02:00
2019-05-23 14:47:44 +01:00
2019-03-07 21:45:53 +01:00
2019-03-07 21:45:53 +01:00
2019-05-17 15:19:24 +02:00
2019-03-11 22:53:44 +01:00
2019-03-07 21:46:19 +01:00
2019-03-22 16:18:07 +00:00
2019-03-11 22:53:44 +01:00
2019-05-17 15:19:38 +02:00
2019-05-22 12:38:54 -04:00
2019-03-07 21:46:19 +01:00
2019-05-17 16:17:34 +01:00
2019-04-29 16:09:51 +01:00
2019-03-22 16:18:07 +00:00
2019-05-08 17:45:54 +02:00
2019-05-22 17:35:27 +02:00
2019-05-20 18:40:02 -04:00
2019-05-02 16:56:33 +02:00
2019-03-07 21:45:53 +01:00
2019-04-27 21:34:46 +01:00
2019-05-13 08:58:55 +02:00
2019-04-04 16:36:21 -07:00
2019-05-17 08:16:02 +02:00
2019-05-15 11:56:53 +02:00
2019-05-13 08:58:55 +02:00
2019-05-02 08:42:17 +02:00
2019-03-07 21:45:53 +01:00
2019-05-17 16:17:34 +01:00
2019-03-28 09:18:53 +00:00
2019-04-29 17:35:57 +01:00
2019-05-17 09:17:11 +01:00
2019-05-13 08:58:55 +02:00
2019-03-08 16:31:34 +00:00
2019-03-07 21:46:19 +01:00
2019-05-03 08:56:58 +02:00
2019-05-22 17:35:27 +02:00
2019-05-22 15:33:20 +02:00
2019-03-22 16:18:07 +00:00
2019-03-22 16:18:07 +00:00
2019-01-14 13:45:40 +00:00
2019-05-13 08:58:55 +02:00
2019-03-18 09:39:57 +01:00
2019-03-07 21:45:53 +01:00