Paul Burton 62be393423 hw: xilinx-pcie: Add support for Xilinx AXI PCIe Controller
Add support for emulating the Xilinx AXI Root Port Bridge for PCI
Express as described by Xilinx' PG055 document. This is a PCIe
controller that can be used with certain series of Xilinx FPGAs, and is
used on the MIPS Boston board which will make use of this code.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>
[yongbok.kim@imgtec.com:
  removed returning on !level,
  updated IRQ connection with GPIO logic,
  moved xilinx_pcie_init() to boston.c
  replaced stw_le_p() with pci_set_word()
  and other cosmetic changes]
Signed-off-by: Yongbok Kim <yongbok.kim@imgtec.com>
2017-02-21 23:49:29 +00:00
..
2016-10-04 13:28:07 +01:00
2017-02-07 18:29:59 +00:00
2017-01-27 18:07:59 +01:00
2016-10-04 13:28:09 +01:00
2017-01-27 18:07:59 +01:00
2017-01-24 23:26:52 +03:00
2016-05-18 15:04:27 +03:00
2016-09-08 18:05:21 +04:00
2017-01-27 18:07:59 +01:00
2017-01-27 18:07:59 +01:00
2017-01-27 18:07:59 +01:00
2014-10-23 16:41:25 +02:00
2017-02-06 10:23:17 +01:00