 cc9577cfb7
			
		
	
	
		cc9577cfb7
		
	
	
	
	
		
			
			Signed-off-by: cmchao <cmchao@gmail.com> Signed-off-by: Aurelien Jarno <aurelien@aurel32.net>
		
			
				
	
	
		
			113 lines
		
	
	
		
			3.3 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			113 lines
		
	
	
		
			3.3 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * TI OMAP TEST-Chip-level TAP emulation.
 | |
|  *
 | |
|  * Copyright (C) 2007-2008 Nokia Corporation
 | |
|  * Written by Andrzej Zaborowski <andrew@openedhand.com>
 | |
|  *
 | |
|  * This program is free software; you can redistribute it and/or
 | |
|  * modify it under the terms of the GNU General Public License as
 | |
|  * published by the Free Software Foundation; either version 2 or
 | |
|  * (at your option) any later version of the License.
 | |
|  *
 | |
|  * This program is distributed in the hope that it will be useful,
 | |
|  * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | |
|  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 | |
|  * GNU General Public License for more details.
 | |
|  *
 | |
|  * You should have received a copy of the GNU General Public License along
 | |
|  * with this program; if not, see <http://www.gnu.org/licenses/>.
 | |
|  */
 | |
| 
 | |
| #include "hw.h"
 | |
| #include "omap.h"
 | |
| 
 | |
| /* TEST-Chip-level TAP */
 | |
| static uint32_t omap_tap_read(void *opaque, target_phys_addr_t addr)
 | |
| {
 | |
|     struct omap_mpu_state_s *s = (struct omap_mpu_state_s *) opaque;
 | |
| 
 | |
|     switch (addr) {
 | |
|     case 0x204:	/* IDCODE_reg */
 | |
|         switch (s->mpu_model) {
 | |
|         case omap2420:
 | |
|         case omap2422:
 | |
|         case omap2423:
 | |
|             return 0x5b5d902f;	/* ES 2.2 */
 | |
|         case omap2430:
 | |
|             return 0x5b68a02f;	/* ES 2.2 */
 | |
|         case omap3430:
 | |
|             return 0x1b7ae02f;	/* ES 2 */
 | |
|         default:
 | |
|             hw_error("%s: Bad mpu model\n", __FUNCTION__);
 | |
|         }
 | |
| 
 | |
|     case 0x208:	/* PRODUCTION_ID_reg for OMAP2 */
 | |
|     case 0x210:	/* PRODUCTION_ID_reg for OMAP3 */
 | |
|         switch (s->mpu_model) {
 | |
|         case omap2420:
 | |
|             return 0x000254f0;	/* POP ESHS2.1.1 in N91/93/95, ES2 in N800 */
 | |
|         case omap2422:
 | |
|             return 0x000400f0;
 | |
|         case omap2423:
 | |
|             return 0x000800f0;
 | |
|         case omap2430:
 | |
|             return 0x000000f0;
 | |
|         case omap3430:
 | |
|             return 0x000000f0;
 | |
|         default:
 | |
|             hw_error("%s: Bad mpu model\n", __FUNCTION__);
 | |
|         }
 | |
| 
 | |
|     case 0x20c:
 | |
|         switch (s->mpu_model) {
 | |
|         case omap2420:
 | |
|         case omap2422:
 | |
|         case omap2423:
 | |
|             return 0xcafeb5d9;	/* ES 2.2 */
 | |
|         case omap2430:
 | |
|             return 0xcafeb68a;	/* ES 2.2 */
 | |
|         case omap3430:
 | |
|             return 0xcafeb7ae;	/* ES 2 */
 | |
|         default:
 | |
|             hw_error("%s: Bad mpu model\n", __FUNCTION__);
 | |
|         }
 | |
| 
 | |
|     case 0x218:	/* DIE_ID_reg */
 | |
|         return ('Q' << 24) | ('E' << 16) | ('M' << 8) | ('U' << 0);
 | |
|     case 0x21c:	/* DIE_ID_reg */
 | |
|         return 0x54 << 24;
 | |
|     case 0x220:	/* DIE_ID_reg */
 | |
|         return ('Q' << 24) | ('E' << 16) | ('M' << 8) | ('U' << 0);
 | |
|     case 0x224:	/* DIE_ID_reg */
 | |
|         return ('Q' << 24) | ('E' << 16) | ('M' << 8) | ('U' << 0);
 | |
|     }
 | |
| 
 | |
|     OMAP_BAD_REG(addr);
 | |
|     return 0;
 | |
| }
 | |
| 
 | |
| static void omap_tap_write(void *opaque, target_phys_addr_t addr,
 | |
|                 uint32_t value)
 | |
| {
 | |
|     OMAP_BAD_REG(addr);
 | |
| }
 | |
| 
 | |
| static CPUReadMemoryFunc * const omap_tap_readfn[] = {
 | |
|     omap_badwidth_read32,
 | |
|     omap_badwidth_read32,
 | |
|     omap_tap_read,
 | |
| };
 | |
| 
 | |
| static CPUWriteMemoryFunc * const omap_tap_writefn[] = {
 | |
|     omap_badwidth_write32,
 | |
|     omap_badwidth_write32,
 | |
|     omap_tap_write,
 | |
| };
 | |
| 
 | |
| void omap_tap_init(struct omap_target_agent_s *ta,
 | |
|                 struct omap_mpu_state_s *mpu)
 | |
| {
 | |
|     omap_l4_attach(ta, 0, l4_register_io_memory(
 | |
|                             omap_tap_readfn, omap_tap_writefn, mpu));
 | |
| }
 |