 3114d092b1
			
		
	
	
		3114d092b1
		
	
	
	
	
		
			
			Move the MemTxResult type to memattrs.h. We're going to want to use it in cpu/qom.h, which doesn't want to include all of memory.h. In practice MemTxResult and MemTxAttrs are pretty closely linked since both are used for the new-style read_with_attrs and write_with_attrs callbacks, so memattrs.h is a reasonable home for this rather than creating a whole new header file for it. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> Reviewed-by: Alistair Francis <alistair.francis@xilinx.com>
		
			
				
	
	
		
			60 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			60 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * Memory transaction attributes
 | |
|  *
 | |
|  * Copyright (c) 2015 Linaro Limited.
 | |
|  *
 | |
|  * Authors:
 | |
|  *  Peter Maydell <peter.maydell@linaro.org>
 | |
|  *
 | |
|  * This work is licensed under the terms of the GNU GPL, version 2 or later.
 | |
|  * See the COPYING file in the top-level directory.
 | |
|  *
 | |
|  */
 | |
| 
 | |
| #ifndef MEMATTRS_H
 | |
| #define MEMATTRS_H
 | |
| 
 | |
| /* Every memory transaction has associated with it a set of
 | |
|  * attributes. Some of these are generic (such as the ID of
 | |
|  * the bus master); some are specific to a particular kind of
 | |
|  * bus (such as the ARM Secure/NonSecure bit). We define them
 | |
|  * all as non-overlapping bitfields in a single struct to avoid
 | |
|  * confusion if different parts of QEMU used the same bit for
 | |
|  * different semantics.
 | |
|  */
 | |
| typedef struct MemTxAttrs {
 | |
|     /* Bus masters which don't specify any attributes will get this
 | |
|      * (via the MEMTXATTRS_UNSPECIFIED constant), so that we can
 | |
|      * distinguish "all attributes deliberately clear" from
 | |
|      * "didn't specify" if necessary.
 | |
|      */
 | |
|     unsigned int unspecified:1;
 | |
|     /* ARM/AMBA: TrustZone Secure access
 | |
|      * x86: System Management Mode access
 | |
|      */
 | |
|     unsigned int secure:1;
 | |
|     /* Memory access is usermode (unprivileged) */
 | |
|     unsigned int user:1;
 | |
|     /* Requester ID (for MSI for example) */
 | |
|     unsigned int requester_id:16;
 | |
| } MemTxAttrs;
 | |
| 
 | |
| /* Bus masters which don't specify any attributes will get this,
 | |
|  * which has all attribute bits clear except the topmost one
 | |
|  * (so that we can distinguish "all attributes deliberately clear"
 | |
|  * from "didn't specify" if necessary).
 | |
|  */
 | |
| #define MEMTXATTRS_UNSPECIFIED ((MemTxAttrs) { .unspecified = 1 })
 | |
| 
 | |
| /* New-style MMIO accessors can indicate that the transaction failed.
 | |
|  * A zero (MEMTX_OK) response means success; anything else is a failure
 | |
|  * of some kind. The memory subsystem will bitwise-OR together results
 | |
|  * if it is synthesizing an operation from multiple smaller accesses.
 | |
|  */
 | |
| #define MEMTX_OK 0
 | |
| #define MEMTX_ERROR             (1U << 0) /* device returned an error */
 | |
| #define MEMTX_DECODE_ERROR      (1U << 1) /* nothing at that address */
 | |
| typedef uint32_t MemTxResult;
 | |
| 
 | |
| #endif
 |