 62aaa51464
			
		
	
	
		62aaa51464
		
	
	
	
	
		
			
			Co-Authored-By: Mickaël Guêné <mickael.guene@st.com> Signed-off-by: Christophe Lyon <christophe.lyon@st.com> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Message-Id: <20180416091845.7315-1-christophe.lyon@st.com> [lv: moved the change to linux-user/arm/cpu_loop.c] Signed-off-by: Laurent Vivier <laurent@vivier.eu>
		
			
				
	
	
		
			46 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			46 lines
		
	
	
		
			1.1 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| #ifndef ARM_TARGET_SYSCALL_H
 | |
| #define ARM_TARGET_SYSCALL_H
 | |
| 
 | |
| /* this struct defines the way the registers are stored on the
 | |
|    stack during a system call. */
 | |
| 
 | |
| /* uregs[0..15] are r0 to r15; uregs[16] is CPSR; uregs[17] is ORIG_r0 */
 | |
| struct target_pt_regs {
 | |
|     abi_long uregs[18];
 | |
| };
 | |
| 
 | |
| #define ARM_SYSCALL_BASE	0x900000
 | |
| #define ARM_THUMB_SYSCALL	0
 | |
| 
 | |
| #define ARM_NR_BASE	  0xf0000
 | |
| #define ARM_NR_breakpoint (ARM_NR_BASE + 1)
 | |
| #define ARM_NR_cacheflush (ARM_NR_BASE + 2)
 | |
| #define ARM_NR_set_tls	  (ARM_NR_BASE + 5)
 | |
| #define ARM_NR_get_tls    (ARM_NR_BASE + 6)
 | |
| 
 | |
| #define ARM_NR_semihosting	  0x123456
 | |
| #define ARM_NR_thumb_semihosting  0xAB
 | |
| 
 | |
| #if defined(TARGET_WORDS_BIGENDIAN)
 | |
| #define UNAME_MACHINE "armv5teb"
 | |
| #else
 | |
| #define UNAME_MACHINE "armv5tel"
 | |
| #endif
 | |
| #define UNAME_MINIMUM_RELEASE "2.6.32"
 | |
| 
 | |
| #define TARGET_CLONE_BACKWARDS
 | |
| 
 | |
| #define TARGET_MINSIGSTKSZ 2048
 | |
| #define TARGET_MLOCKALL_MCL_CURRENT 1
 | |
| #define TARGET_MLOCKALL_MCL_FUTURE  2
 | |
| #define TARGET_WANT_OLD_SYS_SELECT
 | |
| 
 | |
| #define TARGET_FORCE_SHMLBA
 | |
| 
 | |
| static inline abi_ulong target_shmlba(CPUARMState *env)
 | |
| {
 | |
|     return 4 * 4096;
 | |
| }
 | |
| 
 | |
| #endif /* ARM_TARGET_SYSCALL_H */
 |