David Gibson e03c902cb6 pseries: Fix some small errors in XICS logic
Under certain circumstances the emulation for the pseries "XICS" interrupt
controller was clearing a pending interrupt from the XISR register, without
also clearing the corresponding priority variable.  This will cause
problems later when can trigger sanity checks in the under-development
in-kernel XICS implementation.

Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
Signed-off-by: Alexander Graf <agraf@suse.de>
2013-04-26 23:02:41 +02:00
..
2013-04-24 11:50:20 -05:00
2013-04-24 11:50:18 -05:00
2013-04-19 11:36:33 +02:00
2013-04-20 17:54:52 +00:00
2013-04-20 17:54:52 +00:00
2013-04-19 11:36:33 +02:00
2013-04-24 11:50:18 -05:00
2013-04-20 17:54:52 +00:00
2013-04-19 11:36:33 +02:00
2013-04-08 18:13:10 +02:00
2013-04-12 14:33:20 +02:00
2013-04-20 17:54:52 +00:00