Jean-Christophe DUBOIS ec46eaa83a i.MX: Add i.MX6 SOC implementation.
For now we only support the following devices:
* up to 4 Cortex A9 cores
* A9 MPCORE (SCU, GIC, TWD)
* 5 i.MX UARTs
* 2 EPIT timers
* 1 GPT timer
* 3 I2C controllers
* 7 GPIO controllers
* 6 SDHC controllers
* 5 SPI controllers
* 1 CCM device
* 1 SRC device
* various ROM/RAM areas.

Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Jean-Christophe Dubois <jcd@tribudubois.net>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2016-05-12 13:22:29 +01:00
..
2016-05-12 13:22:29 +01:00
2015-10-02 16:22:02 -03:00
2015-09-07 10:39:30 +01:00
2016-03-11 16:59:11 +02:00
2015-09-07 10:39:30 +01:00
2016-04-07 19:57:33 +03:00
2016-03-10 10:37:16 +01:00
2015-09-07 10:39:28 +01:00
2016-04-07 19:57:33 +03:00
2015-12-04 09:39:55 +03:00
2014-10-23 16:41:25 +02:00
2016-04-07 19:57:33 +03:00
2014-10-24 12:19:11 +01:00
2015-07-06 12:15:14 -06:00