Peter Crosthwaite f727d0e621 timer: cadence_ttc: Fix match register write logic
This switch logic should not fall through. Fix.

Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Message-id: 74147b4c017c904364955cc73107f90e6ac8ba74.1396326389.git.peter.crosthwaite@xilinx.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2014-04-17 21:34:06 +01:00
..
2014-04-07 14:51:32 +01:00
2013-12-24 18:02:18 +01:00
2014-02-03 14:04:00 +00:00
2014-02-14 16:22:32 +01:00
2014-02-14 16:22:31 +01:00
2014-02-14 16:22:31 +01:00
2014-03-05 03:06:46 +01:00
2014-03-31 19:53:34 +01:00
2014-04-02 13:24:23 +02:00
2013-09-03 12:31:07 -05:00
2013-08-22 19:10:27 +02:00