d552f675fb
EPIT, GPT and other i.MX timers are using "abstract" clocks among which a CLK_IPG_HIGH clock. On i.MX25 and i.MX31 CLK_IPG and CLK_IPG_HIGH are mapped to the same clock but on other SOC like i.MX6 they are mapped to distinct clocks. This patch add the CLK_IPG_HIGH to prepare for SOC where these 2 clocks are different. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Jean-Christophe Dubois <jcd@tribudubois.net> Message-id: 224bf650194760284cb40630e985867e1373276a.1456868959.git.jcd@tribudubois.net Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
65 lines
1.5 KiB
C
65 lines
1.5 KiB
C
/*
|
|
* IMX Clock Control Module base class
|
|
*
|
|
* Copyright (C) 2012 NICTA
|
|
* Updated by Jean-Christophe Dubois <jcd@tribudubois.net>
|
|
*
|
|
* This work is licensed under the terms of the GNU GPL, version 2 or later.
|
|
* See the COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#ifndef IMX_CCM_H
|
|
#define IMX_CCM_H
|
|
|
|
#include "hw/sysbus.h"
|
|
|
|
#define CKIL_FREQ 32768 /* nominal 32khz clock */
|
|
|
|
/* PLL control registers */
|
|
#define PD(v) (((v) >> 26) & 0xf)
|
|
#define MFD(v) (((v) >> 16) & 0x3ff)
|
|
#define MFI(v) (((v) >> 10) & 0xf);
|
|
#define MFN(v) ((v) & 0x3ff)
|
|
|
|
#define PLL_PD(x) (((x) & 0xf) << 26)
|
|
#define PLL_MFD(x) (((x) & 0x3ff) << 16)
|
|
#define PLL_MFI(x) (((x) & 0xf) << 10)
|
|
#define PLL_MFN(x) (((x) & 0x3ff) << 0)
|
|
|
|
#define TYPE_IMX_CCM "imx.ccm"
|
|
#define IMX_CCM(obj) \
|
|
OBJECT_CHECK(IMXCCMState, (obj), TYPE_IMX_CCM)
|
|
#define IMX_CCM_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(IMXCCMClass, (klass), TYPE_IMX_CCM)
|
|
#define IMX_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(IMXCCMClass, (obj), TYPE_IMX_CCM)
|
|
|
|
typedef struct IMXCCMState {
|
|
/* <private> */
|
|
SysBusDevice parent_obj;
|
|
|
|
/* <public> */
|
|
|
|
} IMXCCMState;
|
|
|
|
typedef enum {
|
|
CLK_NONE,
|
|
CLK_IPG,
|
|
CLK_IPG_HIGH,
|
|
CLK_32k
|
|
} IMXClk;
|
|
|
|
typedef struct IMXCCMClass {
|
|
/* <private> */
|
|
SysBusDeviceClass parent_class;
|
|
|
|
/* <public> */
|
|
uint32_t (*get_clock_frequency)(IMXCCMState *s, IMXClk clk);
|
|
} IMXCCMClass;
|
|
|
|
uint32_t imx_ccm_calc_pll(uint32_t pllreg, uint32_t base_freq);
|
|
|
|
uint32_t imx_ccm_get_clock_frequency(IMXCCMState *s, IMXClk clock);
|
|
|
|
#endif /* IMX_CCM_H */
|