hamza.kesraoui/sst-linux
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

spi: cadence-quadspi: Use spi_mem_dtr_supports_op()

Browse Source 
Use the newly introduced spi_mem_dtr_supports_op() to check DTR op
support. This means the buswidth check does not need to be replicated.
It also happens to fix a bug where STR ops with a 2-byte opcode would be
reported as supported.

Signed-off-by: Pratyush Yadav <p.yadav@ti.com>
Link: https://lore.kernel.org/r/20210204141218.32229-2-p.yadav@ti.com
Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
Pratyush Yadav 2021-02-04 19:42:18 +05:30 committed by Mark Brown
parent 539cf68cd5
commit d227513964
No known key found for this signature in database
GPG Key ID: 24D68B725D5487D0
1 changed files with 4 additions and 59 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

63
drivers/spi/spi-cadence-quadspi.c
View File

@ -1219,65 +1219,11 @@ static int cqspi_exec_mem_op(struct spi_mem *mem, const struct spi_mem_op *op)
return ret; return ret;
} }
static int cqspi_check_buswidth_req(struct spi_mem *mem, u8 buswidth, bool tx)
{
u32 mode = mem->spi->mode;
switch (buswidth) {
case 1:
return 0;
case 2:
if ((tx &&
(mode & (SPI_TX_DUAL | SPI_TX_QUAD | SPI_TX_OCTAL))) ||
(!tx &&
(mode & (SPI_RX_DUAL | SPI_RX_QUAD | SPI_RX_OCTAL))))
return 0;
break;
case 4:
if ((tx && (mode & (SPI_TX_QUAD | SPI_TX_OCTAL))) ||
(!tx && (mode & (SPI_RX_QUAD | SPI_RX_OCTAL))))
return 0;
break;
case 8:
if ((tx && (mode & SPI_TX_OCTAL)) ||
(!tx && (mode & SPI_RX_OCTAL)))
return 0;
break;
default:
break;
}
return -EOPNOTSUPP;
}
static bool cqspi_supports_mem_op(struct spi_mem *mem, static bool cqspi_supports_mem_op(struct spi_mem *mem,
const struct spi_mem_op *op) const struct spi_mem_op *op)
{ {
bool all_true, all_false; bool all_true, all_false;
if (cqspi_check_buswidth_req(mem, op->cmd.buswidth, true))
return false;
if (op->addr.nbytes &&
cqspi_check_buswidth_req(mem, op->addr.buswidth, true))
return false;
if (op->dummy.nbytes &&
cqspi_check_buswidth_req(mem, op->dummy.buswidth, true))
return false;
if (op->data.nbytes &&
cqspi_check_buswidth_req(mem, op->data.buswidth,
op->data.dir == SPI_MEM_DATA_OUT))
return false;
all_true = op->cmd.dtr && op->addr.dtr && op->dummy.dtr && all_true = op->cmd.dtr && op->addr.dtr && op->dummy.dtr &&
op->data.dtr; op->data.dtr;
all_false = !op->cmd.dtr && !op->addr.dtr && !op->dummy.dtr && all_false = !op->cmd.dtr && !op->addr.dtr && !op->dummy.dtr &&
@ -1287,11 +1233,10 @@ static bool cqspi_supports_mem_op(struct spi_mem *mem,
if (!(all_true || all_false)) if (!(all_true || all_false))
return false; return false;
/* DTR mode opcodes should be 2 bytes. */ if (all_true)
if (all_true && op->cmd.nbytes != 2) return spi_mem_dtr_supports_op(mem, op);
return false; else
return spi_mem_default_supports_op(mem, op);
return true;
} }
static int cqspi_of_get_flash_pdata(struct platform_device *pdev, static int cqspi_of_get_flash_pdata(struct platform_device *pdev,