hamza.kesraoui/sst-linux
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

clk: qoriq: use macros to generate pll_mask

Browse Source 
Use macros to generate pll_mask to make code
more readable.

Signed-off-by: Wasim Khan <wasim.khan@nxp.com>
Link: https://lore.kernel.org/r/20210125142513.3919014-1-wasim.khan@oss.nxp.com
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
This commit is contained in:
Wasim Khan 2021-01-25 15:25:13 +01:00 committed by Stephen Boyd
parent 5c8fe583cc
commit fa4dd53eee
1 changed files with 43 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

62
drivers/clk/clk-qoriq.c
View File

@ -1,6 +1,7 @@
// SPDX-License-Identifier: GPL-2.0-only // SPDX-License-Identifier: GPL-2.0-only
/* /*
* Copyright 2013 Freescale Semiconductor, Inc. * Copyright 2013 Freescale Semiconductor, Inc.
* Copyright 2021 NXP
* *
* clock driver for Freescale QorIQ SoCs. * clock driver for Freescale QorIQ SoCs.
*/ */
@ -564,7 +565,9 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, 1, 1, 1, -1 0, 1, 1, 1, -1
}, },
.pll_mask = 0x3f, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2) | BIT(CGA_PLL3) |
BIT(CGB_PLL1) | BIT(CGB_PLL2),
.flags = CG_PLL_8BIT, .flags = CG_PLL_8BIT,
}, },
{ {
@ -580,7 +583,9 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, 1, 1, 1, -1 0, 1, 1, 1, -1
}, },
.pll_mask = 0x3f, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2) | BIT(CGA_PLL3) |
BIT(CGB_PLL1) | BIT(CGB_PLL2),
.flags = CG_PLL_8BIT, .flags = CG_PLL_8BIT,
}, },
{ {
@ -591,7 +596,8 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, -1 0, -1
}, },
.pll_mask = 0x03, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2),
}, },
{ {
.compat = "fsl,ls1028a-clockgen", .compat = "fsl,ls1028a-clockgen",
@ -605,7 +611,8 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, 0, 0, 0, -1 0, 0, 0, 0, -1
}, },
.pll_mask = 0x07, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2),
.flags = CG_VER3 | CG_LITTLE_ENDIAN, .flags = CG_VER3 | CG_LITTLE_ENDIAN,
}, },
{ {
@ -620,7 +627,8 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, -1 0, -1
}, },
.pll_mask = 0x07, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2),
.flags = CG_PLL_8BIT, .flags = CG_PLL_8BIT,
}, },
{ {
@ -635,7 +643,8 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, -1 0, -1
}, },
.pll_mask = 0x07, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2),
.flags = CG_PLL_8BIT, .flags = CG_PLL_8BIT,
}, },
{ {
@ -649,7 +658,8 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, 0, -1 0, 0, -1
}, },
.pll_mask = 0x07, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2),
.flags = CG_VER3 | CG_LITTLE_ENDIAN, .flags = CG_VER3 | CG_LITTLE_ENDIAN,
}, },
{ {
@ -660,7 +670,7 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, -1 0, -1
}, },
.pll_mask = 0x03, .pll_mask = BIT(PLATFORM_PLL) | BIT(CGA_PLL1),
}, },
{ {
.compat = "fsl,ls2080a-clockgen", .compat = "fsl,ls2080a-clockgen",
@ -670,7 +680,9 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, 0, 1, 1, -1 0, 0, 1, 1, -1
}, },
.pll_mask = 0x37, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2) |
BIT(CGB_PLL1) | BIT(CGB_PLL2),
.flags = CG_VER3 | CG_LITTLE_ENDIAN, .flags = CG_VER3 | CG_LITTLE_ENDIAN,
}, },
{ {
@ -681,7 +693,9 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, 0, 0, 0, 1, 1, 1, 1, -1 0, 0, 0, 0, 1, 1, 1, 1, -1
}, },
.pll_mask = 0x37, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2) |
BIT(CGB_PLL1) | BIT(CGB_PLL2),
.flags = CG_VER3 | CG_LITTLE_ENDIAN, .flags = CG_VER3 | CG_LITTLE_ENDIAN,
}, },
{ {
@ -694,7 +708,8 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, 0, 1, 1, -1 0, 0, 1, 1, -1
}, },
.pll_mask = 0x07, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2),
}, },
{ {
.compat = "fsl,p3041-clockgen", .compat = "fsl,p3041-clockgen",
@ -706,7 +721,8 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, 0, 1, 1, -1 0, 0, 1, 1, -1
}, },
.pll_mask = 0x07, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2),
}, },
{ {
.compat = "fsl,p4080-clockgen", .compat = "fsl,p4080-clockgen",
@ -718,7 +734,9 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, 0, 0, 0, 1, 1, 1, 1, -1 0, 0, 0, 0, 1, 1, 1, 1, -1
}, },
.pll_mask = 0x1f, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2) |
BIT(CGA_PLL3) | BIT(CGA_PLL4),
}, },
{ {
.compat = "fsl,p5020-clockgen", .compat = "fsl,p5020-clockgen",
@ -730,7 +748,8 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, 1, -1 0, 1, -1
}, },
.pll_mask = 0x07, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2),
}, },
{ {
.compat = "fsl,p5040-clockgen", .compat = "fsl,p5040-clockgen",
@ -742,7 +761,8 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, 0, 1, 1, -1 0, 0, 1, 1, -1
}, },
.pll_mask = 0x0f, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2) | BIT(CGA_PLL3),
}, },
{ {
.compat = "fsl,t1023-clockgen", .compat = "fsl,t1023-clockgen",
@ -757,7 +777,7 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, 0, -1 0, 0, -1
}, },
.pll_mask = 0x03, .pll_mask = BIT(PLATFORM_PLL) | BIT(CGA_PLL1),
.flags = CG_PLL_8BIT, .flags = CG_PLL_8BIT,
}, },
{ {
@ -770,7 +790,8 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, 0, 0, 0, -1 0, 0, 0, 0, -1
}, },
.pll_mask = 0x07, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2),
.flags = CG_PLL_8BIT, .flags = CG_PLL_8BIT,
}, },
{ {
@ -786,7 +807,8 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, -1 0, -1
}, },
.pll_mask = 0x07, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2),
.flags = CG_PLL_8BIT, .flags = CG_PLL_8BIT,
}, },
{ {
@ -802,7 +824,9 @@ static const struct clockgen_chipinfo chipinfo[] = {
.cmux_to_group = { .cmux_to_group = {
0, 0, 1, -1 0, 0, 1, -1
}, },
.pll_mask = 0x3f, .pll_mask = BIT(PLATFORM_PLL) |
BIT(CGA_PLL1) | BIT(CGA_PLL2) | BIT(CGA_PLL3) |
BIT(CGB_PLL1) | BIT(CGB_PLL2),
.flags = CG_PLL_8BIT, .flags = CG_PLL_8BIT,
}, },
{}, {},