llvm-for-llvmta/test/CodeGen/X86/2011-06-14-PreschedRegalias.ll

19 lines
464 B
LLVM
Raw Permalink Normal View History

2022-04-25 10:02:23 +02:00
; RUN: llc < %s -mtriple=x86_64-- -stress-sched | FileCheck %s
; REQUIRES: asserts
; Test interference between physreg aliases during preRAsched.
; mul wants an operand in AL, but call clobbers it.
define i8 @f(i8 %v1, i8 %v2) nounwind {
entry:
; CHECK: callq
; CHECK: movl %{{.*}}, %eax
; CHECK: mulb
; CHECK: mulb
%rval = tail call i8 @bar() nounwind
%m1 = mul i8 %v1, %v2
%m2 = mul i8 %m1, %rval
ret i8 %m2
}
declare i8 @bar()