llvm-for-llvmta/test/MC/Mips/macro-ddivu-bad.s

19 lines
713 B
ArmAsm
Raw Permalink Normal View History

2022-04-25 10:02:23 +02:00
# RUN: not llvm-mc %s -arch=mips -mcpu=mips32r6 2>&1 | \
# RUN: FileCheck %s --check-prefix=MIPS32-OR-R6
# RUN: not llvm-mc %s -arch=mips -mcpu=mips32r2 2>&1 | \
# RUN: FileCheck %s --check-prefix=MIPS32-OR-R6
# RUN: not llvm-mc %s -arch=mips64 -mcpu=mips64r6 2>&1 | \
# RUN: FileCheck %s --check-prefix=MIPS32-OR-R6
# RUN: llvm-mc %s -arch=mips64 -mcpu=mips64r2 2>&1 | \
# RUN: FileCheck %s --check-prefix=MIPS64-NOT-R6
.text
ddivu $25, $11
# MIPS32-OR-R6: :[[@LINE-1]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
ddivu $25, $0
# MIPS64-NOT-R6: :[[@LINE-1]]:3: warning: division by zero
ddivu $0,$0
# MIPS64-NOT-R6: :[[@LINE-1]]:3: warning: dividing zero by zero