403 lines
20 KiB
LLVM
403 lines
20 KiB
LLVM
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
||
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512dq | FileCheck %s --check-prefixes=ALL,AVX512DQ
|
||
|
|
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512bw | FileCheck %s --check-prefixes=ALL,AVX512BW
|
||
|
|
|
||
|
|
;
|
||
|
|
; Variable Shifts
|
||
|
|
;
|
||
|
|
|
||
|
|
define <8 x i64> @var_shift_v8i64(<8 x i64> %a, <8 x i64> %b) nounwind {
|
||
|
|
; ALL-LABEL: var_shift_v8i64:
|
||
|
|
; ALL: # %bb.0:
|
||
|
|
; ALL-NEXT: vpsravq %zmm1, %zmm0, %zmm0
|
||
|
|
; ALL-NEXT: retq
|
||
|
|
%shift = ashr <8 x i64> %a, %b
|
||
|
|
ret <8 x i64> %shift
|
||
|
|
}
|
||
|
|
|
||
|
|
define <16 x i32> @var_shift_v16i32(<16 x i32> %a, <16 x i32> %b) nounwind {
|
||
|
|
; ALL-LABEL: var_shift_v16i32:
|
||
|
|
; ALL: # %bb.0:
|
||
|
|
; ALL-NEXT: vpsravd %zmm1, %zmm0, %zmm0
|
||
|
|
; ALL-NEXT: retq
|
||
|
|
%shift = ashr <16 x i32> %a, %b
|
||
|
|
ret <16 x i32> %shift
|
||
|
|
}
|
||
|
|
|
||
|
|
define <32 x i16> @var_shift_v32i16(<32 x i16> %a, <32 x i16> %b) nounwind {
|
||
|
|
; AVX512DQ-LABEL: var_shift_v32i16:
|
||
|
|
; AVX512DQ: # %bb.0:
|
||
|
|
; AVX512DQ-NEXT: vpmovzxwd {{.*#+}} zmm2 = ymm1[0],zero,ymm1[1],zero,ymm1[2],zero,ymm1[3],zero,ymm1[4],zero,ymm1[5],zero,ymm1[6],zero,ymm1[7],zero,ymm1[8],zero,ymm1[9],zero,ymm1[10],zero,ymm1[11],zero,ymm1[12],zero,ymm1[13],zero,ymm1[14],zero,ymm1[15],zero
|
||
|
|
; AVX512DQ-NEXT: vpmovsxwd %ymm0, %zmm3
|
||
|
|
; AVX512DQ-NEXT: vpsravd %zmm2, %zmm3, %zmm2
|
||
|
|
; AVX512DQ-NEXT: vpmovdw %zmm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vextracti64x4 $1, %zmm1, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vpmovzxwd {{.*#+}} zmm1 = ymm1[0],zero,ymm1[1],zero,ymm1[2],zero,ymm1[3],zero,ymm1[4],zero,ymm1[5],zero,ymm1[6],zero,ymm1[7],zero,ymm1[8],zero,ymm1[9],zero,ymm1[10],zero,ymm1[11],zero,ymm1[12],zero,ymm1[13],zero,ymm1[14],zero,ymm1[15],zero
|
||
|
|
; AVX512DQ-NEXT: vextracti64x4 $1, %zmm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vpmovsxwd %ymm0, %zmm0
|
||
|
|
; AVX512DQ-NEXT: vpsravd %zmm1, %zmm0, %zmm0
|
||
|
|
; AVX512DQ-NEXT: vpmovdw %zmm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vinserti64x4 $1, %ymm0, %zmm2, %zmm0
|
||
|
|
; AVX512DQ-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX512BW-LABEL: var_shift_v32i16:
|
||
|
|
; AVX512BW: # %bb.0:
|
||
|
|
; AVX512BW-NEXT: vpsravw %zmm1, %zmm0, %zmm0
|
||
|
|
; AVX512BW-NEXT: retq
|
||
|
|
%shift = ashr <32 x i16> %a, %b
|
||
|
|
ret <32 x i16> %shift
|
||
|
|
}
|
||
|
|
|
||
|
|
define <64 x i8> @var_shift_v64i8(<64 x i8> %a, <64 x i8> %b) nounwind {
|
||
|
|
; AVX512DQ-LABEL: var_shift_v64i8:
|
||
|
|
; AVX512DQ: # %bb.0:
|
||
|
|
; AVX512DQ-NEXT: vextracti64x4 $1, %zmm1, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpsllw $5, %ymm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpunpckhbw {{.*#+}} ymm3 = ymm2[8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15,24,24,25,25,26,26,27,27,28,28,29,29,30,30,31,31]
|
||
|
|
; AVX512DQ-NEXT: vextracti64x4 $1, %zmm0, %ymm4
|
||
|
|
; AVX512DQ-NEXT: vpunpckhbw {{.*#+}} ymm5 = ymm4[8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15,24,24,25,25,26,26,27,27,28,28,29,29,30,30,31,31]
|
||
|
|
; AVX512DQ-NEXT: vpsraw $4, %ymm5, %ymm6
|
||
|
|
; AVX512DQ-NEXT: vpblendvb %ymm3, %ymm6, %ymm5, %ymm5
|
||
|
|
; AVX512DQ-NEXT: vpsraw $2, %ymm5, %ymm6
|
||
|
|
; AVX512DQ-NEXT: vpaddw %ymm3, %ymm3, %ymm3
|
||
|
|
; AVX512DQ-NEXT: vpblendvb %ymm3, %ymm6, %ymm5, %ymm5
|
||
|
|
; AVX512DQ-NEXT: vpsraw $1, %ymm5, %ymm6
|
||
|
|
; AVX512DQ-NEXT: vpaddw %ymm3, %ymm3, %ymm3
|
||
|
|
; AVX512DQ-NEXT: vpblendvb %ymm3, %ymm6, %ymm5, %ymm3
|
||
|
|
; AVX512DQ-NEXT: vpsrlw $8, %ymm3, %ymm3
|
||
|
|
; AVX512DQ-NEXT: vpunpcklbw {{.*#+}} ymm2 = ymm2[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7,16,16,17,17,18,18,19,19,20,20,21,21,22,22,23,23]
|
||
|
|
; AVX512DQ-NEXT: vpunpcklbw {{.*#+}} ymm4 = ymm4[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7,16,16,17,17,18,18,19,19,20,20,21,21,22,22,23,23]
|
||
|
|
; AVX512DQ-NEXT: vpsraw $4, %ymm4, %ymm5
|
||
|
|
; AVX512DQ-NEXT: vpblendvb %ymm2, %ymm5, %ymm4, %ymm4
|
||
|
|
; AVX512DQ-NEXT: vpsraw $2, %ymm4, %ymm5
|
||
|
|
; AVX512DQ-NEXT: vpaddw %ymm2, %ymm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpblendvb %ymm2, %ymm5, %ymm4, %ymm4
|
||
|
|
; AVX512DQ-NEXT: vpsraw $1, %ymm4, %ymm5
|
||
|
|
; AVX512DQ-NEXT: vpaddw %ymm2, %ymm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpblendvb %ymm2, %ymm5, %ymm4, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpsrlw $8, %ymm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpackuswb %ymm3, %ymm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpsllw $5, %ymm1, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vpunpckhbw {{.*#+}} ymm3 = ymm1[8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15,24,24,25,25,26,26,27,27,28,28,29,29,30,30,31,31]
|
||
|
|
; AVX512DQ-NEXT: vpunpckhbw {{.*#+}} ymm4 = ymm0[8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15,24,24,25,25,26,26,27,27,28,28,29,29,30,30,31,31]
|
||
|
|
; AVX512DQ-NEXT: vpsraw $4, %ymm4, %ymm5
|
||
|
|
; AVX512DQ-NEXT: vpblendvb %ymm3, %ymm5, %ymm4, %ymm4
|
||
|
|
; AVX512DQ-NEXT: vpsraw $2, %ymm4, %ymm5
|
||
|
|
; AVX512DQ-NEXT: vpaddw %ymm3, %ymm3, %ymm3
|
||
|
|
; AVX512DQ-NEXT: vpblendvb %ymm3, %ymm5, %ymm4, %ymm4
|
||
|
|
; AVX512DQ-NEXT: vpsraw $1, %ymm4, %ymm5
|
||
|
|
; AVX512DQ-NEXT: vpaddw %ymm3, %ymm3, %ymm3
|
||
|
|
; AVX512DQ-NEXT: vpblendvb %ymm3, %ymm5, %ymm4, %ymm3
|
||
|
|
; AVX512DQ-NEXT: vpsrlw $8, %ymm3, %ymm3
|
||
|
|
; AVX512DQ-NEXT: vpunpcklbw {{.*#+}} ymm1 = ymm1[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7,16,16,17,17,18,18,19,19,20,20,21,21,22,22,23,23]
|
||
|
|
; AVX512DQ-NEXT: vpunpcklbw {{.*#+}} ymm0 = ymm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7,16,16,17,17,18,18,19,19,20,20,21,21,22,22,23,23]
|
||
|
|
; AVX512DQ-NEXT: vpsraw $4, %ymm0, %ymm4
|
||
|
|
; AVX512DQ-NEXT: vpblendvb %ymm1, %ymm4, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vpsraw $2, %ymm0, %ymm4
|
||
|
|
; AVX512DQ-NEXT: vpaddw %ymm1, %ymm1, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vpblendvb %ymm1, %ymm4, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vpsraw $1, %ymm0, %ymm4
|
||
|
|
; AVX512DQ-NEXT: vpaddw %ymm1, %ymm1, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vpblendvb %ymm1, %ymm4, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vpsrlw $8, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vpackuswb %ymm3, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vinserti64x4 $1, %ymm2, %zmm0, %zmm0
|
||
|
|
; AVX512DQ-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX512BW-LABEL: var_shift_v64i8:
|
||
|
|
; AVX512BW: # %bb.0:
|
||
|
|
; AVX512BW-NEXT: vpunpckhbw {{.*#+}} zmm2 = zmm0[8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15,24,24,25,25,26,26,27,27,28,28,29,29,30,30,31,31,40,40,41,41,42,42,43,43,44,44,45,45,46,46,47,47,56,56,57,57,58,58,59,59,60,60,61,61,62,62,63,63]
|
||
|
|
; AVX512BW-NEXT: vpsraw $4, %zmm2, %zmm3
|
||
|
|
; AVX512BW-NEXT: vpsllw $5, %zmm1, %zmm1
|
||
|
|
; AVX512BW-NEXT: vpunpckhbw {{.*#+}} zmm4 = zmm1[8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15,24,24,25,25,26,26,27,27,28,28,29,29,30,30,31,31,40,40,41,41,42,42,43,43,44,44,45,45,46,46,47,47,56,56,57,57,58,58,59,59,60,60,61,61,62,62,63,63]
|
||
|
|
; AVX512BW-NEXT: vpmovb2m %zmm4, %k1
|
||
|
|
; AVX512BW-NEXT: vmovdqu8 %zmm3, %zmm2 {%k1}
|
||
|
|
; AVX512BW-NEXT: vpsraw $2, %zmm2, %zmm3
|
||
|
|
; AVX512BW-NEXT: vpaddw %zmm4, %zmm4, %zmm4
|
||
|
|
; AVX512BW-NEXT: vpmovb2m %zmm4, %k1
|
||
|
|
; AVX512BW-NEXT: vmovdqu8 %zmm3, %zmm2 {%k1}
|
||
|
|
; AVX512BW-NEXT: vpsraw $1, %zmm2, %zmm3
|
||
|
|
; AVX512BW-NEXT: vpaddw %zmm4, %zmm4, %zmm4
|
||
|
|
; AVX512BW-NEXT: vpmovb2m %zmm4, %k1
|
||
|
|
; AVX512BW-NEXT: vmovdqu8 %zmm3, %zmm2 {%k1}
|
||
|
|
; AVX512BW-NEXT: vpsrlw $8, %zmm2, %zmm2
|
||
|
|
; AVX512BW-NEXT: vpunpcklbw {{.*#+}} zmm0 = zmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7,16,16,17,17,18,18,19,19,20,20,21,21,22,22,23,23,32,32,33,33,34,34,35,35,36,36,37,37,38,38,39,39,48,48,49,49,50,50,51,51,52,52,53,53,54,54,55,55]
|
||
|
|
; AVX512BW-NEXT: vpsraw $4, %zmm0, %zmm3
|
||
|
|
; AVX512BW-NEXT: vpunpcklbw {{.*#+}} zmm1 = zmm1[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7,16,16,17,17,18,18,19,19,20,20,21,21,22,22,23,23,32,32,33,33,34,34,35,35,36,36,37,37,38,38,39,39,48,48,49,49,50,50,51,51,52,52,53,53,54,54,55,55]
|
||
|
|
; AVX512BW-NEXT: vpmovb2m %zmm1, %k1
|
||
|
|
; AVX512BW-NEXT: vmovdqu8 %zmm3, %zmm0 {%k1}
|
||
|
|
; AVX512BW-NEXT: vpsraw $2, %zmm0, %zmm3
|
||
|
|
; AVX512BW-NEXT: vpaddw %zmm1, %zmm1, %zmm1
|
||
|
|
; AVX512BW-NEXT: vpmovb2m %zmm1, %k1
|
||
|
|
; AVX512BW-NEXT: vmovdqu8 %zmm3, %zmm0 {%k1}
|
||
|
|
; AVX512BW-NEXT: vpsraw $1, %zmm0, %zmm3
|
||
|
|
; AVX512BW-NEXT: vpaddw %zmm1, %zmm1, %zmm1
|
||
|
|
; AVX512BW-NEXT: vpmovb2m %zmm1, %k1
|
||
|
|
; AVX512BW-NEXT: vmovdqu8 %zmm3, %zmm0 {%k1}
|
||
|
|
; AVX512BW-NEXT: vpsrlw $8, %zmm0, %zmm0
|
||
|
|
; AVX512BW-NEXT: vpackuswb %zmm2, %zmm0, %zmm0
|
||
|
|
; AVX512BW-NEXT: retq
|
||
|
|
%shift = ashr <64 x i8> %a, %b
|
||
|
|
ret <64 x i8> %shift
|
||
|
|
}
|
||
|
|
|
||
|
|
;
|
||
|
|
; Uniform Variable Shifts
|
||
|
|
;
|
||
|
|
|
||
|
|
define <8 x i64> @splatvar_shift_v8i64(<8 x i64> %a, <8 x i64> %b) nounwind {
|
||
|
|
; ALL-LABEL: splatvar_shift_v8i64:
|
||
|
|
; ALL: # %bb.0:
|
||
|
|
; ALL-NEXT: vpsraq %xmm1, %zmm0, %zmm0
|
||
|
|
; ALL-NEXT: retq
|
||
|
|
%splat = shufflevector <8 x i64> %b, <8 x i64> undef, <8 x i32> zeroinitializer
|
||
|
|
%shift = ashr <8 x i64> %a, %splat
|
||
|
|
ret <8 x i64> %shift
|
||
|
|
}
|
||
|
|
|
||
|
|
define <16 x i32> @splatvar_shift_v16i32(<16 x i32> %a, <16 x i32> %b) nounwind {
|
||
|
|
; ALL-LABEL: splatvar_shift_v16i32:
|
||
|
|
; ALL: # %bb.0:
|
||
|
|
; ALL-NEXT: vpmovzxdq {{.*#+}} xmm1 = xmm1[0],zero,xmm1[1],zero
|
||
|
|
; ALL-NEXT: vpsrad %xmm1, %zmm0, %zmm0
|
||
|
|
; ALL-NEXT: retq
|
||
|
|
%splat = shufflevector <16 x i32> %b, <16 x i32> undef, <16 x i32> zeroinitializer
|
||
|
|
%shift = ashr <16 x i32> %a, %splat
|
||
|
|
ret <16 x i32> %shift
|
||
|
|
}
|
||
|
|
|
||
|
|
define <32 x i16> @splatvar_shift_v32i16(<32 x i16> %a, <32 x i16> %b) nounwind {
|
||
|
|
; AVX512DQ-LABEL: splatvar_shift_v32i16:
|
||
|
|
; AVX512DQ: # %bb.0:
|
||
|
|
; AVX512DQ-NEXT: vpmovzxwq {{.*#+}} xmm1 = xmm1[0],zero,zero,zero,xmm1[1],zero,zero,zero
|
||
|
|
; AVX512DQ-NEXT: vextracti64x4 $1, %zmm0, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpsraw %xmm1, %ymm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpsraw %xmm1, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vinserti64x4 $1, %ymm2, %zmm0, %zmm0
|
||
|
|
; AVX512DQ-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX512BW-LABEL: splatvar_shift_v32i16:
|
||
|
|
; AVX512BW: # %bb.0:
|
||
|
|
; AVX512BW-NEXT: vpmovzxwq {{.*#+}} xmm1 = xmm1[0],zero,zero,zero,xmm1[1],zero,zero,zero
|
||
|
|
; AVX512BW-NEXT: vpsraw %xmm1, %zmm0, %zmm0
|
||
|
|
; AVX512BW-NEXT: retq
|
||
|
|
%splat = shufflevector <32 x i16> %b, <32 x i16> undef, <32 x i32> zeroinitializer
|
||
|
|
%shift = ashr <32 x i16> %a, %splat
|
||
|
|
ret <32 x i16> %shift
|
||
|
|
}
|
||
|
|
|
||
|
|
define <64 x i8> @splatvar_shift_v64i8(<64 x i8> %a, <64 x i8> %b) nounwind {
|
||
|
|
; AVX512DQ-LABEL: splatvar_shift_v64i8:
|
||
|
|
; AVX512DQ: # %bb.0:
|
||
|
|
; AVX512DQ-NEXT: vpmovzxbq {{.*#+}} xmm1 = xmm1[0],zero,zero,zero,zero,zero,zero,zero,xmm1[1],zero,zero,zero,zero,zero,zero,zero
|
||
|
|
; AVX512DQ-NEXT: vextracti64x4 $1, %zmm0, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpsrlw %xmm1, %ymm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpcmpeqd %xmm3, %xmm3, %xmm3
|
||
|
|
; AVX512DQ-NEXT: vpsrlw %xmm1, %xmm3, %xmm3
|
||
|
|
; AVX512DQ-NEXT: vpsrlw $8, %xmm3, %xmm3
|
||
|
|
; AVX512DQ-NEXT: vpbroadcastb %xmm3, %ymm3
|
||
|
|
; AVX512DQ-NEXT: vpand %ymm3, %ymm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vmovdqa {{.*#+}} ymm4 = [32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896]
|
||
|
|
; AVX512DQ-NEXT: vpsrlw %xmm1, %ymm4, %ymm4
|
||
|
|
; AVX512DQ-NEXT: vpxor %ymm4, %ymm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpsubb %ymm4, %ymm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpsrlw %xmm1, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vpand %ymm3, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vpxor %ymm4, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vpsubb %ymm4, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vinserti64x4 $1, %ymm2, %zmm0, %zmm0
|
||
|
|
; AVX512DQ-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX512BW-LABEL: splatvar_shift_v64i8:
|
||
|
|
; AVX512BW: # %bb.0:
|
||
|
|
; AVX512BW-NEXT: vpmovzxbq {{.*#+}} xmm1 = xmm1[0],zero,zero,zero,zero,zero,zero,zero,xmm1[1],zero,zero,zero,zero,zero,zero,zero
|
||
|
|
; AVX512BW-NEXT: vpsrlw %xmm1, %zmm0, %zmm0
|
||
|
|
; AVX512BW-NEXT: vmovdqa64 {{.*#+}} zmm2 = [32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896,32896]
|
||
|
|
; AVX512BW-NEXT: vpsrlw %xmm1, %zmm2, %zmm2
|
||
|
|
; AVX512BW-NEXT: vpcmpeqd %xmm3, %xmm3, %xmm3
|
||
|
|
; AVX512BW-NEXT: vpsrlw %xmm1, %xmm3, %xmm1
|
||
|
|
; AVX512BW-NEXT: vpsrlw $8, %xmm1, %xmm1
|
||
|
|
; AVX512BW-NEXT: vpbroadcastb %xmm1, %zmm1
|
||
|
|
; AVX512BW-NEXT: vpternlogq $108, %zmm0, %zmm2, %zmm1
|
||
|
|
; AVX512BW-NEXT: vpsubb %zmm2, %zmm1, %zmm0
|
||
|
|
; AVX512BW-NEXT: retq
|
||
|
|
%splat = shufflevector <64 x i8> %b, <64 x i8> undef, <64 x i32> zeroinitializer
|
||
|
|
%shift = ashr <64 x i8> %a, %splat
|
||
|
|
ret <64 x i8> %shift
|
||
|
|
}
|
||
|
|
|
||
|
|
;
|
||
|
|
; Constant Shifts
|
||
|
|
;
|
||
|
|
|
||
|
|
define <8 x i64> @constant_shift_v8i64(<8 x i64> %a) nounwind {
|
||
|
|
; ALL-LABEL: constant_shift_v8i64:
|
||
|
|
; ALL: # %bb.0:
|
||
|
|
; ALL-NEXT: vpsravq {{.*}}(%rip), %zmm0, %zmm0
|
||
|
|
; ALL-NEXT: retq
|
||
|
|
%shift = ashr <8 x i64> %a, <i64 1, i64 7, i64 31, i64 62, i64 1, i64 7, i64 31, i64 62>
|
||
|
|
ret <8 x i64> %shift
|
||
|
|
}
|
||
|
|
|
||
|
|
define <16 x i32> @constant_shift_v16i32(<16 x i32> %a) nounwind {
|
||
|
|
; ALL-LABEL: constant_shift_v16i32:
|
||
|
|
; ALL: # %bb.0:
|
||
|
|
; ALL-NEXT: vpsravd {{.*}}(%rip), %zmm0, %zmm0
|
||
|
|
; ALL-NEXT: retq
|
||
|
|
%shift = ashr <16 x i32> %a, <i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 8, i32 7, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 8, i32 7>
|
||
|
|
ret <16 x i32> %shift
|
||
|
|
}
|
||
|
|
|
||
|
|
define <32 x i16> @constant_shift_v32i16(<32 x i16> %a) nounwind {
|
||
|
|
; AVX512DQ-LABEL: constant_shift_v32i16:
|
||
|
|
; AVX512DQ: # %bb.0:
|
||
|
|
; AVX512DQ-NEXT: vpmovsxwd %ymm0, %zmm1
|
||
|
|
; AVX512DQ-NEXT: vmovdqa64 {{.*#+}} zmm2 = [0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15]
|
||
|
|
; AVX512DQ-NEXT: vpsravd %zmm2, %zmm1, %zmm1
|
||
|
|
; AVX512DQ-NEXT: vpmovdw %zmm1, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vextracti64x4 $1, %zmm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vpmovsxwd %ymm0, %zmm0
|
||
|
|
; AVX512DQ-NEXT: vpsravd %zmm2, %zmm0, %zmm0
|
||
|
|
; AVX512DQ-NEXT: vpmovdw %zmm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vinserti64x4 $1, %ymm0, %zmm1, %zmm0
|
||
|
|
; AVX512DQ-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX512BW-LABEL: constant_shift_v32i16:
|
||
|
|
; AVX512BW: # %bb.0:
|
||
|
|
; AVX512BW-NEXT: vpsravw {{.*}}(%rip), %zmm0, %zmm0
|
||
|
|
; AVX512BW-NEXT: retq
|
||
|
|
%shift = ashr <32 x i16> %a, <i16 0, i16 1, i16 2, i16 3, i16 4, i16 5, i16 6, i16 7, i16 8, i16 9, i16 10, i16 11, i16 12, i16 13, i16 14, i16 15, i16 0, i16 1, i16 2, i16 3, i16 4, i16 5, i16 6, i16 7, i16 8, i16 9, i16 10, i16 11, i16 12, i16 13, i16 14, i16 15>
|
||
|
|
ret <32 x i16> %shift
|
||
|
|
}
|
||
|
|
|
||
|
|
define <64 x i8> @constant_shift_v64i8(<64 x i8> %a) nounwind {
|
||
|
|
; AVX512DQ-LABEL: constant_shift_v64i8:
|
||
|
|
; AVX512DQ: # %bb.0:
|
||
|
|
; AVX512DQ-NEXT: vextracti64x4 $1, %zmm0, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vpunpckhbw {{.*#+}} ymm2 = ymm1[8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15,24,24,25,25,26,26,27,27,28,28,29,29,30,30,31,31]
|
||
|
|
; AVX512DQ-NEXT: vpsraw $8, %ymm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vbroadcasti128 {{.*#+}} ymm3 = [2,4,8,16,32,64,128,256,2,4,8,16,32,64,128,256]
|
||
|
|
; AVX512DQ-NEXT: # ymm3 = mem[0,1,0,1]
|
||
|
|
; AVX512DQ-NEXT: vpmullw %ymm3, %ymm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpsrlw $8, %ymm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpunpcklbw {{.*#+}} ymm1 = ymm1[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7,16,16,17,17,18,18,19,19,20,20,21,21,22,22,23,23]
|
||
|
|
; AVX512DQ-NEXT: vpsraw $8, %ymm1, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vbroadcasti128 {{.*#+}} ymm4 = [256,128,64,32,16,8,4,2,256,128,64,32,16,8,4,2]
|
||
|
|
; AVX512DQ-NEXT: # ymm4 = mem[0,1,0,1]
|
||
|
|
; AVX512DQ-NEXT: vpmullw %ymm4, %ymm1, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vpsrlw $8, %ymm1, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vpackuswb %ymm2, %ymm1, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vpunpckhbw {{.*#+}} ymm2 = ymm0[8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15,24,24,25,25,26,26,27,27,28,28,29,29,30,30,31,31]
|
||
|
|
; AVX512DQ-NEXT: vpsraw $8, %ymm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpmullw %ymm3, %ymm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpsrlw $8, %ymm2, %ymm2
|
||
|
|
; AVX512DQ-NEXT: vpunpcklbw {{.*#+}} ymm0 = ymm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7,16,16,17,17,18,18,19,19,20,20,21,21,22,22,23,23]
|
||
|
|
; AVX512DQ-NEXT: vpsraw $8, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vpmullw %ymm4, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vpsrlw $8, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vpackuswb %ymm2, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vinserti64x4 $1, %ymm1, %zmm0, %zmm0
|
||
|
|
; AVX512DQ-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX512BW-LABEL: constant_shift_v64i8:
|
||
|
|
; AVX512BW: # %bb.0:
|
||
|
|
; AVX512BW-NEXT: vpunpckhbw {{.*#+}} zmm1 = zmm0[8,8,9,9,10,10,11,11,12,12,13,13,14,14,15,15,24,24,25,25,26,26,27,27,28,28,29,29,30,30,31,31,40,40,41,41,42,42,43,43,44,44,45,45,46,46,47,47,56,56,57,57,58,58,59,59,60,60,61,61,62,62,63,63]
|
||
|
|
; AVX512BW-NEXT: vpsraw $8, %zmm1, %zmm1
|
||
|
|
; AVX512BW-NEXT: vpsllvw {{.*}}(%rip), %zmm1, %zmm1
|
||
|
|
; AVX512BW-NEXT: vpsrlw $8, %zmm1, %zmm1
|
||
|
|
; AVX512BW-NEXT: vpunpcklbw {{.*#+}} zmm0 = zmm0[0,0,1,1,2,2,3,3,4,4,5,5,6,6,7,7,16,16,17,17,18,18,19,19,20,20,21,21,22,22,23,23,32,32,33,33,34,34,35,35,36,36,37,37,38,38,39,39,48,48,49,49,50,50,51,51,52,52,53,53,54,54,55,55]
|
||
|
|
; AVX512BW-NEXT: vpsraw $8, %zmm0, %zmm0
|
||
|
|
; AVX512BW-NEXT: vpsllvw {{.*}}(%rip), %zmm0, %zmm0
|
||
|
|
; AVX512BW-NEXT: vpsrlw $8, %zmm0, %zmm0
|
||
|
|
; AVX512BW-NEXT: vpackuswb %zmm1, %zmm0, %zmm0
|
||
|
|
; AVX512BW-NEXT: retq
|
||
|
|
%shift = ashr <64 x i8> %a, <i8 0, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 7, i8 6, i8 5, i8 4, i8 3, i8 2, i8 1, i8 0, i8 0, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 7, i8 6, i8 5, i8 4, i8 3, i8 2, i8 1, i8 0, i8 0, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 7, i8 6, i8 5, i8 4, i8 3, i8 2, i8 1, i8 0, i8 0, i8 1, i8 2, i8 3, i8 4, i8 5, i8 6, i8 7, i8 7, i8 6, i8 5, i8 4, i8 3, i8 2, i8 1, i8 0>
|
||
|
|
ret <64 x i8> %shift
|
||
|
|
}
|
||
|
|
|
||
|
|
;
|
||
|
|
; Uniform Constant Shifts
|
||
|
|
;
|
||
|
|
|
||
|
|
define <8 x i64> @splatconstant_shift_v8i64(<8 x i64> %a) nounwind {
|
||
|
|
; ALL-LABEL: splatconstant_shift_v8i64:
|
||
|
|
; ALL: # %bb.0:
|
||
|
|
; ALL-NEXT: vpsraq $7, %zmm0, %zmm0
|
||
|
|
; ALL-NEXT: retq
|
||
|
|
%shift = ashr <8 x i64> %a, <i64 7, i64 7, i64 7, i64 7, i64 7, i64 7, i64 7, i64 7>
|
||
|
|
ret <8 x i64> %shift
|
||
|
|
}
|
||
|
|
|
||
|
|
define <16 x i32> @splatconstant_shift_v16i32(<16 x i32> %a) nounwind {
|
||
|
|
; ALL-LABEL: splatconstant_shift_v16i32:
|
||
|
|
; ALL: # %bb.0:
|
||
|
|
; ALL-NEXT: vpsrad $5, %zmm0, %zmm0
|
||
|
|
; ALL-NEXT: retq
|
||
|
|
%shift = ashr <16 x i32> %a, <i32 5, i32 5, i32 5, i32 5, i32 5, i32 5, i32 5, i32 5, i32 5, i32 5, i32 5, i32 5, i32 5, i32 5, i32 5, i32 5>
|
||
|
|
ret <16 x i32> %shift
|
||
|
|
}
|
||
|
|
|
||
|
|
define <32 x i16> @splatconstant_shift_v32i16(<32 x i16> %a) nounwind {
|
||
|
|
; AVX512DQ-LABEL: splatconstant_shift_v32i16:
|
||
|
|
; AVX512DQ: # %bb.0:
|
||
|
|
; AVX512DQ-NEXT: vpsraw $3, %ymm0, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vextracti64x4 $1, %zmm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vpsraw $3, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vinserti64x4 $1, %ymm0, %zmm1, %zmm0
|
||
|
|
; AVX512DQ-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX512BW-LABEL: splatconstant_shift_v32i16:
|
||
|
|
; AVX512BW: # %bb.0:
|
||
|
|
; AVX512BW-NEXT: vpsraw $3, %zmm0, %zmm0
|
||
|
|
; AVX512BW-NEXT: retq
|
||
|
|
%shift = ashr <32 x i16> %a, <i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3, i16 3>
|
||
|
|
ret <32 x i16> %shift
|
||
|
|
}
|
||
|
|
|
||
|
|
define <64 x i8> @splatconstant_shift_v64i8(<64 x i8> %a) nounwind {
|
||
|
|
; AVX512DQ-LABEL: splatconstant_shift_v64i8:
|
||
|
|
; AVX512DQ: # %bb.0:
|
||
|
|
; AVX512DQ-NEXT: vextracti64x4 $1, %zmm0, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vpsrlw $3, %ymm1, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vmovdqa {{.*#+}} ymm2 = [31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31,31]
|
||
|
|
; AVX512DQ-NEXT: vpand %ymm2, %ymm1, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vmovdqa {{.*#+}} ymm3 = [16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16]
|
||
|
|
; AVX512DQ-NEXT: vpxor %ymm3, %ymm1, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vpsubb %ymm3, %ymm1, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vpsrlw $3, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vpand %ymm2, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vpxor %ymm3, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vpsubb %ymm3, %ymm0, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vinserti64x4 $1, %ymm1, %zmm0, %zmm0
|
||
|
|
; AVX512DQ-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX512BW-LABEL: splatconstant_shift_v64i8:
|
||
|
|
; AVX512BW: # %bb.0:
|
||
|
|
; AVX512BW-NEXT: vpsrlw $3, %zmm0, %zmm0
|
||
|
|
; AVX512BW-NEXT: vmovdqa64 {{.*#+}} zmm1 = [16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16]
|
||
|
|
; AVX512BW-NEXT: vpternlogq $108, {{.*}}(%rip), %zmm1, %zmm0
|
||
|
|
; AVX512BW-NEXT: vpsubb %zmm1, %zmm0, %zmm0
|
||
|
|
; AVX512BW-NEXT: retq
|
||
|
|
%shift = ashr <64 x i8> %a, <i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3, i8 3>
|
||
|
|
ret <64 x i8> %shift
|
||
|
|
}
|
||
|
|
|
||
|
|
define <64 x i8> @ashr_const7_v64i8(<64 x i8> %a) {
|
||
|
|
; AVX512DQ-LABEL: ashr_const7_v64i8:
|
||
|
|
; AVX512DQ: # %bb.0:
|
||
|
|
; AVX512DQ-NEXT: vextracti64x4 $1, %zmm0, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vpxor %xmm2, %xmm2, %xmm2
|
||
|
|
; AVX512DQ-NEXT: vpcmpgtb %ymm1, %ymm2, %ymm1
|
||
|
|
; AVX512DQ-NEXT: vpcmpgtb %ymm0, %ymm2, %ymm0
|
||
|
|
; AVX512DQ-NEXT: vinserti64x4 $1, %ymm1, %zmm0, %zmm0
|
||
|
|
; AVX512DQ-NEXT: retq
|
||
|
|
;
|
||
|
|
; AVX512BW-LABEL: ashr_const7_v64i8:
|
||
|
|
; AVX512BW: # %bb.0:
|
||
|
|
; AVX512BW-NEXT: vpmovb2m %zmm0, %k0
|
||
|
|
; AVX512BW-NEXT: vpmovm2b %k0, %zmm0
|
||
|
|
; AVX512BW-NEXT: retq
|
||
|
|
%res = ashr <64 x i8> %a, <i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7, i8 7>
|
||
|
|
ret <64 x i8> %res
|
||
|
|
}
|