159 lines
7.0 KiB
LLVM
159 lines
7.0 KiB
LLVM
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
|
|
; RUN: llc -mtriple aarch64-arm-none-eabi -mattr=+bf16 %s -o - | FileCheck %s
|
|
|
|
define <2 x float> @test_vbfdot_f32(<2 x float> %r, <4 x bfloat> %a, <4 x bfloat> %b) {
|
|
; CHECK-LABEL: test_vbfdot_f32:
|
|
; CHECK: // %bb.0: // %entry
|
|
; CHECK-NEXT: bfdot v0.2s, v1.4h, v2.4h
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%vbfdot3.i = call <2 x float> @llvm.aarch64.neon.bfdot.v2f32.v4bf16(<2 x float> %r, <4 x bfloat> %a, <4 x bfloat> %b)
|
|
ret <2 x float> %vbfdot3.i
|
|
}
|
|
|
|
define <4 x float> @test_vbfdotq_f32(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %b) {
|
|
; CHECK-LABEL: test_vbfdotq_f32:
|
|
; CHECK: // %bb.0: // %entry
|
|
; CHECK-NEXT: bfdot v0.4s, v1.8h, v2.8h
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%vbfdot3.i = call <4 x float> @llvm.aarch64.neon.bfdot.v4f32.v8bf16(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %b)
|
|
ret <4 x float> %vbfdot3.i
|
|
}
|
|
|
|
define <2 x float> @test_vbfdot_lane_f32(<2 x float> %r, <4 x bfloat> %a, <4 x bfloat> %b) {
|
|
; CHECK-LABEL: test_vbfdot_lane_f32:
|
|
; CHECK: // %bb.0: // %entry
|
|
; CHECK-NEXT: // kill: def $d2 killed $d2 def $q2
|
|
; CHECK-NEXT: bfdot v0.2s, v1.4h, v2.2h[0]
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%.cast = bitcast <4 x bfloat> %b to <2 x float>
|
|
%lane = shufflevector <2 x float> %.cast, <2 x float> undef, <2 x i32> zeroinitializer
|
|
%.cast1 = bitcast <2 x float> %lane to <4 x bfloat>
|
|
%vbfdot3.i = call <2 x float> @llvm.aarch64.neon.bfdot.v2f32.v4bf16(<2 x float> %r, <4 x bfloat> %a, <4 x bfloat> %.cast1)
|
|
ret <2 x float> %vbfdot3.i
|
|
}
|
|
|
|
define <4 x float> @test_vbfdotq_laneq_f32(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %b) {
|
|
; CHECK-LABEL: test_vbfdotq_laneq_f32:
|
|
; CHECK: // %bb.0: // %entry
|
|
; CHECK-NEXT: bfdot v0.4s, v1.8h, v2.2h[3]
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%.cast = bitcast <8 x bfloat> %b to <4 x float>
|
|
%lane = shufflevector <4 x float> %.cast, <4 x float> undef, <4 x i32> <i32 3, i32 3, i32 3, i32 3>
|
|
%.cast1 = bitcast <4 x float> %lane to <8 x bfloat>
|
|
%vbfdot3.i = call <4 x float> @llvm.aarch64.neon.bfdot.v4f32.v8bf16(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %.cast1)
|
|
ret <4 x float> %vbfdot3.i
|
|
}
|
|
|
|
define <2 x float> @test_vbfdot_laneq_f32(<2 x float> %r, <4 x bfloat> %a, <8 x bfloat> %b) {
|
|
; CHECK-LABEL: test_vbfdot_laneq_f32:
|
|
; CHECK: // %bb.0: // %entry
|
|
; CHECK-NEXT: bfdot v0.2s, v1.4h, v2.2h[3]
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%.cast = bitcast <8 x bfloat> %b to <4 x float>
|
|
%lane = shufflevector <4 x float> %.cast, <4 x float> undef, <2 x i32> <i32 3, i32 3>
|
|
%.cast1 = bitcast <2 x float> %lane to <4 x bfloat>
|
|
%vbfdot3.i = call <2 x float> @llvm.aarch64.neon.bfdot.v2f32.v4bf16(<2 x float> %r, <4 x bfloat> %a, <4 x bfloat> %.cast1)
|
|
ret <2 x float> %vbfdot3.i
|
|
}
|
|
|
|
define <4 x float> @test_vbfdotq_lane_f32(<4 x float> %r, <8 x bfloat> %a, <4 x bfloat> %b) {
|
|
; CHECK-LABEL: test_vbfdotq_lane_f32:
|
|
; CHECK: // %bb.0: // %entry
|
|
; CHECK-NEXT: // kill: def $d2 killed $d2 def $q2
|
|
; CHECK-NEXT: bfdot v0.4s, v1.8h, v2.2h[0]
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%.cast = bitcast <4 x bfloat> %b to <2 x float>
|
|
%lane = shufflevector <2 x float> %.cast, <2 x float> undef, <4 x i32> zeroinitializer
|
|
%.cast1 = bitcast <4 x float> %lane to <8 x bfloat>
|
|
%vbfdot3.i = call <4 x float> @llvm.aarch64.neon.bfdot.v4f32.v8bf16(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %.cast1)
|
|
ret <4 x float> %vbfdot3.i
|
|
}
|
|
|
|
define <4 x float> @test_vbfmmlaq_f32(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %b) {
|
|
; CHECK-LABEL: test_vbfmmlaq_f32:
|
|
; CHECK: // %bb.0: // %entry
|
|
; CHECK-NEXT: bfmmla v0.4s, v1.8h, v2.8h
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%vbfmmlaq_v3.i = call <4 x float> @llvm.aarch64.neon.bfmmla(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %b)
|
|
ret <4 x float> %vbfmmlaq_v3.i
|
|
}
|
|
|
|
define <4 x float> @test_vbfmlalbq_f32(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %b) {
|
|
; CHECK-LABEL: test_vbfmlalbq_f32:
|
|
; CHECK: // %bb.0: // %entry
|
|
; CHECK-NEXT: bfmlalb v0.4s, v1.8h, v2.8h
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%vbfmlalbq_v3.i = call <4 x float> @llvm.aarch64.neon.bfmlalb(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %b)
|
|
ret <4 x float> %vbfmlalbq_v3.i
|
|
}
|
|
|
|
define <4 x float> @test_vbfmlaltq_f32(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %b) {
|
|
; CHECK-LABEL: test_vbfmlaltq_f32:
|
|
; CHECK: // %bb.0: // %entry
|
|
; CHECK-NEXT: bfmlalt v0.4s, v1.8h, v2.8h
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%vbfmlaltq_v3.i = call <4 x float> @llvm.aarch64.neon.bfmlalt(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %b)
|
|
ret <4 x float> %vbfmlaltq_v3.i
|
|
}
|
|
|
|
define <4 x float> @test_vbfmlalbq_lane_f32(<4 x float> %r, <8 x bfloat> %a, <4 x bfloat> %b) {
|
|
; CHECK-LABEL: test_vbfmlalbq_lane_f32:
|
|
; CHECK: // %bb.0: // %entry
|
|
; CHECK-NEXT: // kill: def $d2 killed $d2 def $q2
|
|
; CHECK-NEXT: bfmlalb v0.4s, v1.8h, v2.h[0]
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%vecinit35 = shufflevector <4 x bfloat> %b, <4 x bfloat> undef, <8 x i32> zeroinitializer
|
|
%vbfmlalbq_v3.i = call <4 x float> @llvm.aarch64.neon.bfmlalb(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %vecinit35)
|
|
ret <4 x float> %vbfmlalbq_v3.i
|
|
}
|
|
|
|
define <4 x float> @test_vbfmlalbq_laneq_f32(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %b) {
|
|
; CHECK-LABEL: test_vbfmlalbq_laneq_f32:
|
|
; CHECK: // %bb.0: // %entry
|
|
; CHECK-NEXT: bfmlalb v0.4s, v1.8h, v2.h[3]
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%vecinit35 = shufflevector <8 x bfloat> %b, <8 x bfloat> undef, <8 x i32> <i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3>
|
|
%vbfmlalbq_v3.i = call <4 x float> @llvm.aarch64.neon.bfmlalb(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %vecinit35)
|
|
ret <4 x float> %vbfmlalbq_v3.i
|
|
}
|
|
|
|
define <4 x float> @test_vbfmlaltq_lane_f32(<4 x float> %r, <8 x bfloat> %a, <4 x bfloat> %b) {
|
|
; CHECK-LABEL: test_vbfmlaltq_lane_f32:
|
|
; CHECK: // %bb.0: // %entry
|
|
; CHECK-NEXT: // kill: def $d2 killed $d2 def $q2
|
|
; CHECK-NEXT: bfmlalt v0.4s, v1.8h, v2.h[0]
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%vecinit35 = shufflevector <4 x bfloat> %b, <4 x bfloat> undef, <8 x i32> zeroinitializer
|
|
%vbfmlaltq_v3.i = call <4 x float> @llvm.aarch64.neon.bfmlalt(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %vecinit35)
|
|
ret <4 x float> %vbfmlaltq_v3.i
|
|
}
|
|
|
|
define <4 x float> @test_vbfmlaltq_laneq_f32(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %b) {
|
|
; CHECK-LABEL: test_vbfmlaltq_laneq_f32:
|
|
; CHECK: // %bb.0: // %entry
|
|
; CHECK-NEXT: bfmlalt v0.4s, v1.8h, v2.h[3]
|
|
; CHECK-NEXT: ret
|
|
entry:
|
|
%vecinit35 = shufflevector <8 x bfloat> %b, <8 x bfloat> undef, <8 x i32> <i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3>
|
|
%vbfmlaltq_v3.i = call <4 x float> @llvm.aarch64.neon.bfmlalt(<4 x float> %r, <8 x bfloat> %a, <8 x bfloat> %vecinit35)
|
|
ret <4 x float> %vbfmlaltq_v3.i
|
|
}
|
|
|
|
declare <2 x float> @llvm.aarch64.neon.bfdot.v2f32.v4bf16(<2 x float>, <4 x bfloat>, <4 x bfloat>)
|
|
declare <4 x float> @llvm.aarch64.neon.bfdot.v4f32.v8bf16(<4 x float>, <8 x bfloat>, <8 x bfloat>)
|
|
declare <4 x float> @llvm.aarch64.neon.bfmmla(<4 x float>, <8 x bfloat>, <8 x bfloat>)
|
|
declare <4 x float> @llvm.aarch64.neon.bfmlalb(<4 x float>, <8 x bfloat>, <8 x bfloat>)
|
|
declare <4 x float> @llvm.aarch64.neon.bfmlalt(<4 x float>, <8 x bfloat>, <8 x bfloat>)
|