269 lines
8.5 KiB
LLVM
269 lines
8.5 KiB
LLVM
; RUN: llc -march=amdgcn -verify-machineinstrs < %s | FileCheck -enable-var-scope -check-prefixes=GCN,SI,FUNC %s
|
|
; RUN: llc -march=amdgcn -mcpu=tonga -mattr=-flat-for-global -verify-machineinstrs < %s | FileCheck -enable-var-scope -check-prefixes=GCN,VI,FUNC %s
|
|
|
|
declare i32 @llvm.amdgcn.workitem.id.x() nounwind readnone
|
|
declare i32 @llvm.amdgcn.workitem.id.y() nounwind readnone
|
|
|
|
; FUNC-LABEL: {{^}}test_umul24_i32:
|
|
; GCN: v_mul_u32_u24
|
|
define amdgpu_kernel void @test_umul24_i32(i32 addrspace(1)* %out, i32 %a, i32 %b) {
|
|
entry:
|
|
%0 = shl i32 %a, 8
|
|
%a_24 = lshr i32 %0, 8
|
|
%1 = shl i32 %b, 8
|
|
%b_24 = lshr i32 %1, 8
|
|
%2 = mul i32 %a_24, %b_24
|
|
store i32 %2, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_umul24_i16_sext:
|
|
; SI: v_mul_u32_u24_e{{(32|64)}} [[VI_MUL:v[0-9]]], {{[sv][0-9], [sv][0-9]}}
|
|
; SI: v_bfe_i32 v{{[0-9]}}, [[VI_MUL]], 0, 16
|
|
|
|
; VI: s_mul_i32 [[MUL:s[0-9]+]]
|
|
; VI: s_sext_i32_i16 s{{[0-9]+}}, [[MUL]]
|
|
define amdgpu_kernel void @test_umul24_i16_sext(i32 addrspace(1)* %out, i16 %a, i16 %b) {
|
|
entry:
|
|
%mul = mul i16 %a, %b
|
|
%ext = sext i16 %mul to i32
|
|
store i32 %ext, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_umul24_i16_vgpr_sext:
|
|
; SI: v_mul_u32_u24_e{{(32|64)}} [[MUL:v[0-9]]], {{[sv][0-9], [sv][0-9]}}
|
|
; VI: v_mul_lo_u16_e{{(32|64)}} [[MUL:v[0-9]]], {{[sv][0-9], [sv][0-9]}}
|
|
; GCN: v_bfe_i32 v{{[0-9]}}, [[MUL]], 0, 16
|
|
define amdgpu_kernel void @test_umul24_i16_vgpr_sext(i32 addrspace(1)* %out, i16 addrspace(1)* %in) {
|
|
%tid.x = call i32 @llvm.amdgcn.workitem.id.x()
|
|
%tid.y = call i32 @llvm.amdgcn.workitem.id.y()
|
|
%ptr_a = getelementptr i16, i16 addrspace(1)* %in, i32 %tid.x
|
|
%ptr_b = getelementptr i16, i16 addrspace(1)* %in, i32 %tid.y
|
|
%a = load i16, i16 addrspace(1)* %ptr_a
|
|
%b = load i16, i16 addrspace(1)* %ptr_b
|
|
%mul = mul i16 %a, %b
|
|
%val = sext i16 %mul to i32
|
|
store i32 %val, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_umul24_i16:
|
|
; SI: s_and_b32
|
|
; SI: v_mul_u32_u24_e32
|
|
; SI: v_and_b32_e32
|
|
|
|
; VI: s_mul_i32
|
|
; VI: s_and_b32
|
|
define amdgpu_kernel void @test_umul24_i16(i32 addrspace(1)* %out, i16 %a, i16 %b) {
|
|
entry:
|
|
%mul = mul i16 %a, %b
|
|
%ext = zext i16 %mul to i32
|
|
store i32 %ext, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_umul24_i16_vgpr:
|
|
; SI: v_mul_u32_u24_e32
|
|
; SI: v_and_b32_e32
|
|
; VI: v_mul_lo_u16
|
|
define amdgpu_kernel void @test_umul24_i16_vgpr(i32 addrspace(1)* %out, i16 addrspace(1)* %in) {
|
|
%tid.x = call i32 @llvm.amdgcn.workitem.id.x()
|
|
%tid.y = call i32 @llvm.amdgcn.workitem.id.y()
|
|
%ptr_a = getelementptr i16, i16 addrspace(1)* %in, i32 %tid.x
|
|
%ptr_b = getelementptr i16, i16 addrspace(1)* %in, i32 %tid.y
|
|
%a = load i16, i16 addrspace(1)* %ptr_a
|
|
%b = load i16, i16 addrspace(1)* %ptr_b
|
|
%mul = mul i16 %a, %b
|
|
%val = zext i16 %mul to i32
|
|
store i32 %val, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_umul24_i8_vgpr:
|
|
; SI: v_mul_u32_u24_e{{(32|64)}} [[MUL:v[0-9]]], {{[sv][0-9], [sv][0-9]}}
|
|
; VI: v_mul_lo_u16_e{{(32|64)}} [[MUL:v[0-9]]], {{[sv][0-9], [sv][0-9]}}
|
|
; GCN: v_bfe_i32 v{{[0-9]}}, [[MUL]], 0, 8
|
|
define amdgpu_kernel void @test_umul24_i8_vgpr(i32 addrspace(1)* %out, i8 addrspace(1)* %a, i8 addrspace(1)* %b) {
|
|
entry:
|
|
%tid.x = call i32 @llvm.amdgcn.workitem.id.x()
|
|
%tid.y = call i32 @llvm.amdgcn.workitem.id.y()
|
|
%a.ptr = getelementptr i8, i8 addrspace(1)* %a, i32 %tid.x
|
|
%b.ptr = getelementptr i8, i8 addrspace(1)* %b, i32 %tid.y
|
|
%a.l = load i8, i8 addrspace(1)* %a.ptr
|
|
%b.l = load i8, i8 addrspace(1)* %b.ptr
|
|
%mul = mul i8 %a.l, %b.l
|
|
%ext = sext i8 %mul to i32
|
|
store i32 %ext, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_umulhi24_i32_i64:
|
|
; GCN-NOT: and
|
|
; GCN: v_mul_hi_u32_u24_e32 [[RESULT:v[0-9]+]],
|
|
; GCN-NEXT: buffer_store_dword [[RESULT]]
|
|
define amdgpu_kernel void @test_umulhi24_i32_i64(i32 addrspace(1)* %out, i32 %a, i32 %b) {
|
|
entry:
|
|
%a.24 = and i32 %a, 16777215
|
|
%b.24 = and i32 %b, 16777215
|
|
%a.24.i64 = zext i32 %a.24 to i64
|
|
%b.24.i64 = zext i32 %b.24 to i64
|
|
%mul48 = mul i64 %a.24.i64, %b.24.i64
|
|
%mul48.hi = lshr i64 %mul48, 32
|
|
%mul24hi = trunc i64 %mul48.hi to i32
|
|
store i32 %mul24hi, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_umulhi24:
|
|
; GCN-NOT: and
|
|
; GCN: v_mul_hi_u32_u24_e32 [[RESULT:v[0-9]+]],
|
|
; GCN-NEXT: buffer_store_dword [[RESULT]]
|
|
define amdgpu_kernel void @test_umulhi24(i32 addrspace(1)* %out, i64 %a, i64 %b) {
|
|
entry:
|
|
%a.24 = and i64 %a, 16777215
|
|
%b.24 = and i64 %b, 16777215
|
|
%mul48 = mul i64 %a.24, %b.24
|
|
%mul48.hi = lshr i64 %mul48, 32
|
|
%mul24.hi = trunc i64 %mul48.hi to i32
|
|
store i32 %mul24.hi, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; Multiply with 24-bit inputs and 64-bit output.
|
|
; FUNC-LABEL: {{^}}test_umul24_i64:
|
|
; GCN-NOT: and
|
|
; GCN-NOT: lshr
|
|
; GCN-DAG: v_mul_u32_u24_e32
|
|
; GCN-DAG: v_mul_hi_u32_u24_e32
|
|
; GCN: buffer_store_dwordx2
|
|
define amdgpu_kernel void @test_umul24_i64(i64 addrspace(1)* %out, i64 %a, i64 %b) {
|
|
entry:
|
|
%tmp0 = shl i64 %a, 40
|
|
%a_24 = lshr i64 %tmp0, 40
|
|
%tmp1 = shl i64 %b, 40
|
|
%b_24 = lshr i64 %tmp1, 40
|
|
%tmp2 = mul i64 %a_24, %b_24
|
|
store i64 %tmp2, i64 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_umul24_i64_square:
|
|
; GCN: s_load_dword [[A:s[0-9]+]]
|
|
; GCN-NOT: s_and_b32
|
|
; GCN-DAG: v_mul_hi_u32_u24_e64 v{{[0-9]+}}, [[A]], [[A]]
|
|
; GCN-DAG: v_mul_u32_u24_e64 v{{[0-9]+}}, [[A]], [[A]]
|
|
define amdgpu_kernel void @test_umul24_i64_square(i64 addrspace(1)* %out, [8 x i32], i64 %a) {
|
|
entry:
|
|
%tmp0 = shl i64 %a, 40
|
|
%a.24 = lshr i64 %tmp0, 40
|
|
%tmp2 = mul i64 %a.24, %a.24
|
|
store i64 %tmp2, i64 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_umulhi16_i32:
|
|
; GCN: s_and_b32
|
|
; GCN: s_and_b32
|
|
; GCN: v_mul_u32_u24_e32 [[MUL24:v[0-9]+]]
|
|
; GCN: v_lshrrev_b32_e32 v{{[0-9]+}}, 16, [[MUL24]]
|
|
define amdgpu_kernel void @test_umulhi16_i32(i16 addrspace(1)* %out, i32 %a, i32 %b) {
|
|
entry:
|
|
%a.16 = and i32 %a, 65535
|
|
%b.16 = and i32 %b, 65535
|
|
%mul = mul i32 %a.16, %b.16
|
|
%hi = lshr i32 %mul, 16
|
|
%mulhi = trunc i32 %hi to i16
|
|
store i16 %mulhi, i16 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_umul24_i33:
|
|
; GCN: s_load_dword s
|
|
; GCN: s_load_dword s
|
|
; GCN-NOT: and
|
|
; GCN-NOT: lshr
|
|
; GCN-DAG: v_mul_u32_u24_e32 v[[MUL_LO:[0-9]+]],
|
|
; GCN-DAG: v_mul_hi_u32_u24_e32 v[[MUL_HI:[0-9]+]],
|
|
; GCN-DAG: v_and_b32_e32 v[[HI:[0-9]+]], 1, v[[MUL_HI]]
|
|
; GCN: buffer_store_dwordx2 v{{\[}}[[MUL_LO]]:[[HI]]{{\]}}
|
|
define amdgpu_kernel void @test_umul24_i33(i64 addrspace(1)* %out, i33 %a, i33 %b) {
|
|
entry:
|
|
%tmp0 = shl i33 %a, 9
|
|
%a_24 = lshr i33 %tmp0, 9
|
|
%tmp1 = shl i33 %b, 9
|
|
%b_24 = lshr i33 %tmp1, 9
|
|
%tmp2 = mul i33 %a_24, %b_24
|
|
%ext = zext i33 %tmp2 to i64
|
|
store i64 %ext, i64 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}test_umulhi24_i33:
|
|
; GCN: s_load_dword s
|
|
; GCN: s_load_dword s
|
|
; GCN-NOT: and
|
|
; GCN-NOT: lshr
|
|
; GCN: v_mul_hi_u32_u24_e32 v[[MUL_HI:[0-9]+]],
|
|
; GCN: v_and_b32_e32 v[[HI:[0-9]+]], 1, v[[MUL_HI]]
|
|
; GCN-NEXT: buffer_store_dword v[[HI]]
|
|
define amdgpu_kernel void @test_umulhi24_i33(i32 addrspace(1)* %out, i33 %a, i33 %b) {
|
|
entry:
|
|
%tmp0 = shl i33 %a, 9
|
|
%a_24 = lshr i33 %tmp0, 9
|
|
%tmp1 = shl i33 %b, 9
|
|
%b_24 = lshr i33 %tmp1, 9
|
|
%tmp2 = mul i33 %a_24, %b_24
|
|
%hi = lshr i33 %tmp2, 32
|
|
%trunc = trunc i33 %hi to i32
|
|
store i32 %trunc, i32 addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
|
|
; Make sure the created any_extend is ignored to use the real bits
|
|
; being multiplied.
|
|
|
|
; GCN-LABEL: {{^}}test_umul24_anyextend_i24_src0_src1:
|
|
; GCN-DAG: v_mul_u32_u24_e32 v0, 0xea, v0
|
|
; GCN-DAG: v_mul_u32_u24_e32 v1, 0x39b, v1
|
|
; GCN: v_mul_u32_u24_e32 v0, v0, v1
|
|
; GCN: v_and_b32_e32 v0, 0x1fffe, v0
|
|
; GCN: v_mul_u32_u24_e32 v0, 0x63, v0
|
|
; GCN: s_setpc_b64
|
|
define i17 @test_umul24_anyextend_i24_src0_src1(i24 %a, i24 %b) {
|
|
entry:
|
|
%aa = mul i24 %a, 234
|
|
%bb = mul i24 %b, 923
|
|
%a_32 = zext i24 %aa to i32
|
|
%b_32 = zext i24 %bb to i32
|
|
%mul = mul i32 %a_32, %b_32
|
|
%trunc = trunc i32 %mul to i17
|
|
%arst = mul i17 %trunc, 99
|
|
ret i17 %arst
|
|
}
|
|
|
|
; GCN-LABEL: {{^}}test_umul24_anyextend_i23_src0_src1:
|
|
; GCN: s_mov_b32 [[U23_MASK:s[0-9]+]], 0x7fffff
|
|
; GCN-DAG: v_and_b32_e32 v0, [[U23_MASK]], v0
|
|
; GCN-DAG: v_and_b32_e32 v1, [[U23_MASK]], v1
|
|
; GCN-DAG: v_mul_u32_u24_e32 v0, 0xea, v0
|
|
; GCN-DAG: v_mul_u32_u24_e32 v1, 0x39b, v1
|
|
; GCN-DAG: v_and_b32_e32 v1, s4, v1
|
|
; GCN-DAG: v_and_b32_e32 v0, 0x7ffffe, v0
|
|
; GCN: v_mul_u32_u24_e32 v0, v0, v1
|
|
; GCN: v_and_b32_e32 v0, 0x1fffe, v0
|
|
; GCN: v_mul_u32_u24_e32 v0, 0x63, v0
|
|
; GCN: s_setpc_b64
|
|
define i17 @test_umul24_anyextend_i23_src0_src1(i23 %a, i23 %b) {
|
|
entry:
|
|
%aa = mul i23 %a, 234
|
|
%bb = mul i23 %b, 923
|
|
%a_32 = zext i23 %aa to i32
|
|
%b_32 = zext i23 %bb to i32
|
|
%mul = mul i32 %a_32, %b_32
|
|
%trunc = trunc i32 %mul to i17
|
|
%arst = mul i17 %trunc, 99
|
|
ret i17 %arst
|
|
}
|