64 lines
3.1 KiB
C
64 lines
3.1 KiB
C
|
/*
|
||
|
|
* Copyright 2019 Advanced Micro Devices, Inc.
|
||
|
|
*
|
||
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
||
|
|
* copy of this software and associated documentation files (the "Software"),
|
||
|
|
* to deal in the Software without restriction, including without limitation
|
||
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
||
|
|
* Software is furnished to do so, subject to the following conditions:
|
||
|
|
*
|
||
|
|
* The above copyright notice and this permission notice shall be included in
|
||
|
|
* all copies or substantial portions of the Software.
|
||
|
|
*
|
||
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __JPEG_V2_0_H__
|
||
|
|
#define __JPEG_V2_0_H__
|
||
|
|
|
||
|
|
#define mmUVD_JRBC_EXTERNAL_REG_INTERNAL_OFFSET 0x1bfff
|
||
|
|
#define mmUVD_JPEG_GPCOM_CMD_INTERNAL_OFFSET 0x4029
|
||
|
|
#define mmUVD_JPEG_GPCOM_DATA0_INTERNAL_OFFSET 0x402a
|
||
|
|
#define mmUVD_JPEG_GPCOM_DATA1_INTERNAL_OFFSET 0x402b
|
||
|
|
#define mmUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW_INTERNAL_OFFSET 0x40ea
|
||
|
|
#define mmUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH_INTERNAL_OFFSET 0x40eb
|
||
|
|
#define mmUVD_LMI_JRBC_IB_VMID_INTERNAL_OFFSET 0x40cf
|
||
|
|
#define mmUVD_LMI_JPEG_VMID_INTERNAL_OFFSET 0x40d1
|
||
|
|
#define mmUVD_LMI_JRBC_IB_64BIT_BAR_LOW_INTERNAL_OFFSET 0x40e8
|
||
|
|
#define mmUVD_LMI_JRBC_IB_64BIT_BAR_HIGH_INTERNAL_OFFSET 0x40e9
|
||
|
|
#define mmUVD_JRBC_IB_SIZE_INTERNAL_OFFSET 0x4082
|
||
|
|
#define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW_INTERNAL_OFFSET 0x40ec
|
||
|
|
#define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_HIGH_INTERNAL_OFFSET 0x40ed
|
||
|
|
#define mmUVD_JRBC_RB_COND_RD_TIMER_INTERNAL_OFFSET 0x4085
|
||
|
|
#define mmUVD_JRBC_RB_REF_DATA_INTERNAL_OFFSET 0x4084
|
||
|
|
#define mmUVD_JRBC_STATUS_INTERNAL_OFFSET 0x4089
|
||
|
|
#define mmUVD_JPEG_PITCH_INTERNAL_OFFSET 0x401f
|
||
|
|
#define mmUVD_JPEG_IH_CTRL_INTERNAL_OFFSET 0x4149
|
||
|
|
|
||
|
|
#define JRBC_DEC_EXTERNAL_REG_WRITE_ADDR 0x18000
|
||
|
|
|
||
|
|
void jpeg_v2_0_dec_ring_insert_start(struct amdgpu_ring *ring);
|
||
|
|
void jpeg_v2_0_dec_ring_insert_end(struct amdgpu_ring *ring);
|
||
|
|
void jpeg_v2_0_dec_ring_emit_fence(struct amdgpu_ring *ring, u64 addr, u64 seq,
|
||
|
|
unsigned flags);
|
||
|
|
void jpeg_v2_0_dec_ring_emit_ib(struct amdgpu_ring *ring, struct amdgpu_job *job,
|
||
|
|
struct amdgpu_ib *ib, uint32_t flags);
|
||
|
|
void jpeg_v2_0_dec_ring_emit_reg_wait(struct amdgpu_ring *ring, uint32_t reg,
|
||
|
|
uint32_t val, uint32_t mask);
|
||
|
|
void jpeg_v2_0_dec_ring_emit_vm_flush(struct amdgpu_ring *ring,
|
||
|
|
unsigned vmid, uint64_t pd_addr);
|
||
|
|
void jpeg_v2_0_dec_ring_emit_wreg(struct amdgpu_ring *ring, uint32_t reg, uint32_t val);
|
||
|
|
void jpeg_v2_0_dec_ring_nop(struct amdgpu_ring *ring, uint32_t count);
|
||
|
|
|
||
|
|
extern const struct amdgpu_ip_block_version jpeg_v2_0_ip_block;
|
||
|
|
|
||
|
|
#endif /* __JPEG_V2_0_H__ */
|