370 lines
11 KiB
C
370 lines
11 KiB
C
|
/*
|
||
|
|
* Copyright 2022 Advanced Micro Devices, Inc.
|
||
|
|
*
|
||
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
||
|
|
* copy of this software and associated documentation files (the "Software"),
|
||
|
|
* to deal in the Software without restriction, including without limitation
|
||
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
||
|
|
* Software is furnished to do so, subject to the following conditions:
|
||
|
|
*
|
||
|
|
* The above copyright notice and this permission notice shall be included in
|
||
|
|
* all copies or substantial portions of the Software.
|
||
|
|
*
|
||
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
#include "umc_v8_10.h"
|
||
|
|
#include "amdgpu_ras.h"
|
||
|
|
#include "amdgpu_umc.h"
|
||
|
|
#include "amdgpu.h"
|
||
|
|
#include "umc/umc_8_10_0_offset.h"
|
||
|
|
#include "umc/umc_8_10_0_sh_mask.h"
|
||
|
|
|
||
|
|
#define UMC_8_NODE_DIST 0x800000
|
||
|
|
#define UMC_8_INST_DIST 0x4000
|
||
|
|
|
||
|
|
struct channelnum_map_colbit {
|
||
|
|
uint32_t channel_num;
|
||
|
|
uint32_t col_bit;
|
||
|
|
};
|
||
|
|
|
||
|
|
const struct channelnum_map_colbit umc_v8_10_channelnum_map_colbit_table[] = {
|
||
|
|
{24, 13},
|
||
|
|
{20, 13},
|
||
|
|
{16, 12},
|
||
|
|
{14, 12},
|
||
|
|
{12, 12},
|
||
|
|
{10, 12},
|
||
|
|
{6, 11},
|
||
|
|
};
|
||
|
|
|
||
|
|
const uint32_t
|
||
|
|
umc_v8_10_channel_idx_tbl[]
|
||
|
|
[UMC_V8_10_UMC_INSTANCE_NUM]
|
||
|
|
[UMC_V8_10_CHANNEL_INSTANCE_NUM] = {
|
||
|
|
{{16, 18}, {17, 19}},
|
||
|
|
{{15, 11}, {3, 7}},
|
||
|
|
{{1, 5}, {13, 9}},
|
||
|
|
{{23, 21}, {22, 20}},
|
||
|
|
{{0, 4}, {12, 8}},
|
||
|
|
{{14, 10}, {2, 6}}
|
||
|
|
};
|
||
|
|
|
||
|
|
static inline uint32_t get_umc_v8_10_reg_offset(struct amdgpu_device *adev,
|
||
|
|
uint32_t node_inst,
|
||
|
|
uint32_t umc_inst,
|
||
|
|
uint32_t ch_inst)
|
||
|
|
{
|
||
|
|
return adev->umc.channel_offs * ch_inst + UMC_8_INST_DIST * umc_inst +
|
||
|
|
UMC_8_NODE_DIST * node_inst;
|
||
|
|
}
|
||
|
|
|
||
|
|
static void umc_v8_10_clear_error_count_per_channel(struct amdgpu_device *adev,
|
||
|
|
uint32_t umc_reg_offset)
|
||
|
|
{
|
||
|
|
uint32_t ecc_err_cnt_addr;
|
||
|
|
|
||
|
|
ecc_err_cnt_addr =
|
||
|
|
SOC15_REG_OFFSET(UMC, 0, regUMCCH0_0_GeccErrCnt);
|
||
|
|
|
||
|
|
/* clear error count */
|
||
|
|
WREG32_PCIE((ecc_err_cnt_addr + umc_reg_offset) * 4,
|
||
|
|
UMC_V8_10_CE_CNT_INIT);
|
||
|
|
}
|
||
|
|
|
||
|
|
static void umc_v8_10_clear_error_count(struct amdgpu_device *adev)
|
||
|
|
{
|
||
|
|
uint32_t node_inst = 0;
|
||
|
|
uint32_t umc_inst = 0;
|
||
|
|
uint32_t ch_inst = 0;
|
||
|
|
uint32_t umc_reg_offset = 0;
|
||
|
|
|
||
|
|
LOOP_UMC_EACH_NODE_INST_AND_CH(node_inst, umc_inst, ch_inst) {
|
||
|
|
umc_reg_offset = get_umc_v8_10_reg_offset(adev,
|
||
|
|
node_inst,
|
||
|
|
umc_inst,
|
||
|
|
ch_inst);
|
||
|
|
|
||
|
|
umc_v8_10_clear_error_count_per_channel(adev,
|
||
|
|
umc_reg_offset);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
static void umc_v8_10_query_correctable_error_count(struct amdgpu_device *adev,
|
||
|
|
uint32_t umc_reg_offset,
|
||
|
|
unsigned long *error_count)
|
||
|
|
{
|
||
|
|
uint64_t mc_umc_status;
|
||
|
|
uint32_t mc_umc_status_addr;
|
||
|
|
|
||
|
|
/* UMC 8_10 registers */
|
||
|
|
mc_umc_status_addr =
|
||
|
|
SOC15_REG_OFFSET(UMC, 0, regMCA_UMC_UMC0_MCUMC_STATUST0);
|
||
|
|
|
||
|
|
/* Rely on MCUMC_STATUS for correctable error counter
|
||
|
|
* MCUMC_STATUS is a 64 bit register
|
||
|
|
*/
|
||
|
|
mc_umc_status = RREG64_PCIE((mc_umc_status_addr + umc_reg_offset) * 4);
|
||
|
|
if (REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, Val) == 1 &&
|
||
|
|
REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, CECC) == 1)
|
||
|
|
*error_count += 1;
|
||
|
|
}
|
||
|
|
|
||
|
|
static void umc_v8_10_query_uncorrectable_error_count(struct amdgpu_device *adev,
|
||
|
|
uint32_t umc_reg_offset,
|
||
|
|
unsigned long *error_count)
|
||
|
|
{
|
||
|
|
uint64_t mc_umc_status;
|
||
|
|
uint32_t mc_umc_status_addr;
|
||
|
|
|
||
|
|
mc_umc_status_addr = SOC15_REG_OFFSET(UMC, 0, regMCA_UMC_UMC0_MCUMC_STATUST0);
|
||
|
|
|
||
|
|
/* Check the MCUMC_STATUS. */
|
||
|
|
mc_umc_status = RREG64_PCIE((mc_umc_status_addr + umc_reg_offset) * 4);
|
||
|
|
if ((REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, Val) == 1) &&
|
||
|
|
(REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, Deferred) == 1 ||
|
||
|
|
REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, UECC) == 1 ||
|
||
|
|
REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, PCC) == 1 ||
|
||
|
|
REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, UC) == 1 ||
|
||
|
|
REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, TCC) == 1))
|
||
|
|
*error_count += 1;
|
||
|
|
}
|
||
|
|
|
||
|
|
static void umc_v8_10_query_ras_error_count(struct amdgpu_device *adev,
|
||
|
|
void *ras_error_status)
|
||
|
|
{
|
||
|
|
struct ras_err_data *err_data = (struct ras_err_data *)ras_error_status;
|
||
|
|
|
||
|
|
uint32_t node_inst = 0;
|
||
|
|
uint32_t umc_inst = 0;
|
||
|
|
uint32_t ch_inst = 0;
|
||
|
|
uint32_t umc_reg_offset = 0;
|
||
|
|
|
||
|
|
LOOP_UMC_EACH_NODE_INST_AND_CH(node_inst, umc_inst, ch_inst) {
|
||
|
|
umc_reg_offset = get_umc_v8_10_reg_offset(adev,
|
||
|
|
node_inst,
|
||
|
|
umc_inst,
|
||
|
|
ch_inst);
|
||
|
|
|
||
|
|
umc_v8_10_query_correctable_error_count(adev,
|
||
|
|
umc_reg_offset,
|
||
|
|
&(err_data->ce_count));
|
||
|
|
umc_v8_10_query_uncorrectable_error_count(adev,
|
||
|
|
umc_reg_offset,
|
||
|
|
&(err_data->ue_count));
|
||
|
|
}
|
||
|
|
|
||
|
|
umc_v8_10_clear_error_count(adev);
|
||
|
|
}
|
||
|
|
|
||
|
|
static uint32_t umc_v8_10_get_col_bit(uint32_t channel_num)
|
||
|
|
{
|
||
|
|
uint32_t t = 0;
|
||
|
|
|
||
|
|
for (t = 0; t < ARRAY_SIZE(umc_v8_10_channelnum_map_colbit_table); t++)
|
||
|
|
if (channel_num == umc_v8_10_channelnum_map_colbit_table[t].channel_num)
|
||
|
|
return umc_v8_10_channelnum_map_colbit_table[t].col_bit;
|
||
|
|
|
||
|
|
/* Failed to get col_bit. */
|
||
|
|
return U32_MAX;
|
||
|
|
}
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Mapping normal address to soc physical address in swizzle mode.
|
||
|
|
*/
|
||
|
|
static int umc_v8_10_swizzle_mode_na_to_pa(struct amdgpu_device *adev,
|
||
|
|
uint32_t channel_idx,
|
||
|
|
uint64_t na, uint64_t *soc_pa)
|
||
|
|
{
|
||
|
|
uint32_t channel_num = UMC_V8_10_TOTAL_CHANNEL_NUM(adev);
|
||
|
|
uint32_t col_bit = umc_v8_10_get_col_bit(channel_num);
|
||
|
|
uint64_t tmp_addr;
|
||
|
|
|
||
|
|
if (col_bit == U32_MAX)
|
||
|
|
return -1;
|
||
|
|
|
||
|
|
tmp_addr = SWIZZLE_MODE_TMP_ADDR(na, channel_num, channel_idx);
|
||
|
|
*soc_pa = SWIZZLE_MODE_ADDR_HI(tmp_addr, col_bit) |
|
||
|
|
SWIZZLE_MODE_ADDR_MID(na, col_bit) |
|
||
|
|
SWIZZLE_MODE_ADDR_LOW(tmp_addr, col_bit) |
|
||
|
|
SWIZZLE_MODE_ADDR_LSB(na);
|
||
|
|
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
static void umc_v8_10_query_error_address(struct amdgpu_device *adev,
|
||
|
|
struct ras_err_data *err_data,
|
||
|
|
uint32_t umc_reg_offset,
|
||
|
|
uint32_t node_inst,
|
||
|
|
uint32_t ch_inst,
|
||
|
|
uint32_t umc_inst)
|
||
|
|
{
|
||
|
|
uint64_t mc_umc_status_addr;
|
||
|
|
uint64_t mc_umc_status, err_addr;
|
||
|
|
uint64_t mc_umc_addrt0, na_err_addr_base;
|
||
|
|
uint64_t na_err_addr, retired_page_addr;
|
||
|
|
uint32_t channel_index, addr_lsb, col = 0;
|
||
|
|
int ret = 0;
|
||
|
|
|
||
|
|
mc_umc_status_addr =
|
||
|
|
SOC15_REG_OFFSET(UMC, 0, regMCA_UMC_UMC0_MCUMC_STATUST0);
|
||
|
|
mc_umc_status = RREG64_PCIE((mc_umc_status_addr + umc_reg_offset) * 4);
|
||
|
|
|
||
|
|
if (mc_umc_status == 0)
|
||
|
|
return;
|
||
|
|
|
||
|
|
if (!err_data->err_addr) {
|
||
|
|
/* clear umc status */
|
||
|
|
WREG64_PCIE((mc_umc_status_addr + umc_reg_offset) * 4, 0x0ULL);
|
||
|
|
return;
|
||
|
|
}
|
||
|
|
|
||
|
|
channel_index =
|
||
|
|
adev->umc.channel_idx_tbl[node_inst * adev->umc.umc_inst_num *
|
||
|
|
adev->umc.channel_inst_num +
|
||
|
|
umc_inst * adev->umc.channel_inst_num +
|
||
|
|
ch_inst];
|
||
|
|
|
||
|
|
/* calculate error address if ue error is detected */
|
||
|
|
if (REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, Val) == 1 &&
|
||
|
|
REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, AddrV) == 1 &&
|
||
|
|
REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, UECC) == 1) {
|
||
|
|
|
||
|
|
mc_umc_addrt0 = SOC15_REG_OFFSET(UMC, 0, regMCA_UMC_UMC0_MCUMC_ADDRT0);
|
||
|
|
err_addr = RREG64_PCIE((mc_umc_addrt0 + umc_reg_offset) * 4);
|
||
|
|
err_addr = REG_GET_FIELD(err_addr, MCA_UMC_UMC0_MCUMC_ADDRT0, ErrorAddr);
|
||
|
|
|
||
|
|
/* the lowest lsb bits should be ignored */
|
||
|
|
addr_lsb = REG_GET_FIELD(mc_umc_status, MCA_UMC_UMC0_MCUMC_STATUST0, AddrLsb);
|
||
|
|
err_addr &= ~((0x1ULL << addr_lsb) - 1);
|
||
|
|
na_err_addr_base = err_addr & ~(0x3ULL << UMC_V8_10_NA_C5_BIT);
|
||
|
|
|
||
|
|
/* loop for all possibilities of [C6 C5] in normal address. */
|
||
|
|
for (col = 0; col < UMC_V8_10_NA_COL_2BITS_POWER_OF_2_NUM; col++) {
|
||
|
|
na_err_addr = na_err_addr_base | (col << UMC_V8_10_NA_C5_BIT);
|
||
|
|
|
||
|
|
/* Mapping normal error address to retired soc physical address. */
|
||
|
|
ret = umc_v8_10_swizzle_mode_na_to_pa(adev, channel_index,
|
||
|
|
na_err_addr, &retired_page_addr);
|
||
|
|
if (ret) {
|
||
|
|
dev_err(adev->dev, "Failed to map pa from umc na.\n");
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
dev_info(adev->dev, "Error Address(PA): 0x%llx\n",
|
||
|
|
retired_page_addr);
|
||
|
|
amdgpu_umc_fill_error_record(err_data, na_err_addr,
|
||
|
|
retired_page_addr, channel_index, umc_inst);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
/* clear umc status */
|
||
|
|
WREG64_PCIE((mc_umc_status_addr + umc_reg_offset) * 4, 0x0ULL);
|
||
|
|
}
|
||
|
|
|
||
|
|
static void umc_v8_10_query_ras_error_address(struct amdgpu_device *adev,
|
||
|
|
void *ras_error_status)
|
||
|
|
{
|
||
|
|
struct ras_err_data *err_data = (struct ras_err_data *)ras_error_status;
|
||
|
|
uint32_t node_inst = 0;
|
||
|
|
uint32_t umc_inst = 0;
|
||
|
|
uint32_t ch_inst = 0;
|
||
|
|
uint32_t umc_reg_offset = 0;
|
||
|
|
|
||
|
|
LOOP_UMC_EACH_NODE_INST_AND_CH(node_inst, umc_inst, ch_inst) {
|
||
|
|
umc_reg_offset = get_umc_v8_10_reg_offset(adev,
|
||
|
|
node_inst,
|
||
|
|
umc_inst,
|
||
|
|
ch_inst);
|
||
|
|
|
||
|
|
umc_v8_10_query_error_address(adev,
|
||
|
|
err_data,
|
||
|
|
umc_reg_offset,
|
||
|
|
node_inst,
|
||
|
|
ch_inst,
|
||
|
|
umc_inst);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
static void umc_v8_10_err_cnt_init_per_channel(struct amdgpu_device *adev,
|
||
|
|
uint32_t umc_reg_offset)
|
||
|
|
{
|
||
|
|
uint32_t ecc_err_cnt_sel, ecc_err_cnt_sel_addr;
|
||
|
|
uint32_t ecc_err_cnt_addr;
|
||
|
|
|
||
|
|
ecc_err_cnt_sel_addr =
|
||
|
|
SOC15_REG_OFFSET(UMC, 0, regUMCCH0_0_GeccErrCntSel);
|
||
|
|
ecc_err_cnt_addr =
|
||
|
|
SOC15_REG_OFFSET(UMC, 0, regUMCCH0_0_GeccErrCnt);
|
||
|
|
|
||
|
|
ecc_err_cnt_sel = RREG32_PCIE((ecc_err_cnt_sel_addr + umc_reg_offset) * 4);
|
||
|
|
|
||
|
|
/* set ce error interrupt type to APIC based interrupt */
|
||
|
|
ecc_err_cnt_sel = REG_SET_FIELD(ecc_err_cnt_sel, UMCCH0_0_GeccErrCntSel,
|
||
|
|
GeccErrInt, 0x1);
|
||
|
|
WREG32_PCIE((ecc_err_cnt_sel_addr + umc_reg_offset) * 4, ecc_err_cnt_sel);
|
||
|
|
/* set error count to initial value */
|
||
|
|
WREG32_PCIE((ecc_err_cnt_addr + umc_reg_offset) * 4, UMC_V8_10_CE_CNT_INIT);
|
||
|
|
}
|
||
|
|
|
||
|
|
static void umc_v8_10_err_cnt_init(struct amdgpu_device *adev)
|
||
|
|
{
|
||
|
|
uint32_t node_inst = 0;
|
||
|
|
uint32_t umc_inst = 0;
|
||
|
|
uint32_t ch_inst = 0;
|
||
|
|
uint32_t umc_reg_offset = 0;
|
||
|
|
|
||
|
|
LOOP_UMC_EACH_NODE_INST_AND_CH(node_inst, umc_inst, ch_inst) {
|
||
|
|
umc_reg_offset = get_umc_v8_10_reg_offset(adev,
|
||
|
|
node_inst,
|
||
|
|
umc_inst,
|
||
|
|
ch_inst);
|
||
|
|
|
||
|
|
umc_v8_10_err_cnt_init_per_channel(adev, umc_reg_offset);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
static uint32_t umc_v8_10_query_ras_poison_mode_per_channel(
|
||
|
|
struct amdgpu_device *adev,
|
||
|
|
uint32_t umc_reg_offset)
|
||
|
|
{
|
||
|
|
uint32_t ecc_ctrl_addr, ecc_ctrl;
|
||
|
|
|
||
|
|
ecc_ctrl_addr =
|
||
|
|
SOC15_REG_OFFSET(UMC, 0, regUMCCH0_0_GeccCtrl);
|
||
|
|
ecc_ctrl = RREG32_PCIE((ecc_ctrl_addr +
|
||
|
|
umc_reg_offset) * 4);
|
||
|
|
|
||
|
|
return REG_GET_FIELD(ecc_ctrl, UMCCH0_0_GeccCtrl, UCFatalEn);
|
||
|
|
}
|
||
|
|
|
||
|
|
static bool umc_v8_10_query_ras_poison_mode(struct amdgpu_device *adev)
|
||
|
|
{
|
||
|
|
uint32_t umc_reg_offset = 0;
|
||
|
|
|
||
|
|
/* Enabling fatal error in umc node0 instance0 channel0 will be
|
||
|
|
* considered as fatal error mode
|
||
|
|
*/
|
||
|
|
umc_reg_offset = get_umc_v8_10_reg_offset(adev, 0, 0, 0);
|
||
|
|
return !umc_v8_10_query_ras_poison_mode_per_channel(adev, umc_reg_offset);
|
||
|
|
}
|
||
|
|
|
||
|
|
const struct amdgpu_ras_block_hw_ops umc_v8_10_ras_hw_ops = {
|
||
|
|
.query_ras_error_count = umc_v8_10_query_ras_error_count,
|
||
|
|
.query_ras_error_address = umc_v8_10_query_ras_error_address,
|
||
|
|
};
|
||
|
|
|
||
|
|
struct amdgpu_umc_ras umc_v8_10_ras = {
|
||
|
|
.ras_block = {
|
||
|
|
.hw_ops = &umc_v8_10_ras_hw_ops,
|
||
|
|
},
|
||
|
|
.err_cnt_init = umc_v8_10_err_cnt_init,
|
||
|
|
.query_ras_poison_mode = umc_v8_10_query_ras_poison_mode,
|
||
|
|
};
|