131 lines
4.5 KiB
C
131 lines
4.5 KiB
C
|
// SPDX-License-Identifier: GPL-2.0
|
||
|
|
/*
|
||
|
|
* Allwinner H6 R_PIO pin controller driver
|
||
|
|
*
|
||
|
|
* Copyright (C) 2017 Icenowy Zheng <icenowy@aosc.io>
|
||
|
|
*
|
||
|
|
* Based on pinctrl-sun6i-a31-r.c, which is:
|
||
|
|
* Copyright (C) 2014 Boris Brezillon
|
||
|
|
* Boris Brezillon <boris.brezillon@free-electrons.com>
|
||
|
|
* Copyright (C) 2014 Maxime Ripard
|
||
|
|
* Maxime Ripard <maxime.ripard@free-electrons.com>
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <linux/init.h>
|
||
|
|
#include <linux/platform_device.h>
|
||
|
|
#include <linux/of.h>
|
||
|
|
#include <linux/of_device.h>
|
||
|
|
#include <linux/pinctrl/pinctrl.h>
|
||
|
|
|
||
|
|
#include "pinctrl-sunxi.h"
|
||
|
|
|
||
|
|
static const struct sunxi_desc_pin sun50i_h6_r_pins[] = {
|
||
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 0),
|
||
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
||
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
||
|
|
SUNXI_FUNCTION(0x2, "s_rsb"), /* SCK */
|
||
|
|
SUNXI_FUNCTION(0x3, "s_i2c"), /* SCK */
|
||
|
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 0)), /* PL_EINT0 */
|
||
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 1),
|
||
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
||
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
||
|
|
SUNXI_FUNCTION(0x2, "s_rsb"), /* SDA */
|
||
|
|
SUNXI_FUNCTION(0x3, "s_i2c"), /* SDA */
|
||
|
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 1)), /* PL_EINT1 */
|
||
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 2),
|
||
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
||
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
||
|
|
SUNXI_FUNCTION(0x2, "s_uart"), /* TX */
|
||
|
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 2)), /* PL_EINT2 */
|
||
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 3),
|
||
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
||
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
||
|
|
SUNXI_FUNCTION(0x2, "s_uart"), /* RX */
|
||
|
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 3)), /* PL_EINT3 */
|
||
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 4),
|
||
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
||
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
||
|
|
SUNXI_FUNCTION(0x2, "s_jtag"), /* MS */
|
||
|
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 4)), /* PL_EINT4 */
|
||
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 5),
|
||
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
||
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
||
|
|
SUNXI_FUNCTION(0x2, "s_jtag"), /* CK */
|
||
|
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 5)), /* PL_EINT5 */
|
||
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 6),
|
||
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
||
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
||
|
|
SUNXI_FUNCTION(0x2, "s_jtag"), /* DO */
|
||
|
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 6)), /* PL_EINT6 */
|
||
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 7),
|
||
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
||
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
||
|
|
SUNXI_FUNCTION(0x2, "s_jtag"), /* DI */
|
||
|
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 7)), /* PL_EINT7 */
|
||
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 8),
|
||
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
||
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
||
|
|
SUNXI_FUNCTION(0x2, "s_pwm"),
|
||
|
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 8)), /* PL_EINT8 */
|
||
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 9),
|
||
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
||
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
||
|
|
SUNXI_FUNCTION(0x2, "s_cir_rx"),
|
||
|
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 9)), /* PL_EINT9 */
|
||
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 10),
|
||
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
||
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
||
|
|
SUNXI_FUNCTION(0x2, "s_w1"),
|
||
|
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 0, 10)), /* PL_EINT10 */
|
||
|
|
/* Hole */
|
||
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(M, 0),
|
||
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
||
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
||
|
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 1, 0)), /* PM_EINT0 */
|
||
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(M, 1),
|
||
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
||
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
||
|
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 1, 1)), /* PM_EINT1 */
|
||
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(M, 2),
|
||
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
||
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
||
|
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 1, 2), /* PM_EINT2 */
|
||
|
|
SUNXI_FUNCTION(0x3, "1wire")),
|
||
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(M, 3),
|
||
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
||
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
||
|
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 1, 3)), /* PM_EINT3 */
|
||
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(M, 4),
|
||
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
||
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
||
|
|
SUNXI_FUNCTION_IRQ_BANK(0x6, 1, 4)), /* PM_EINT4 */
|
||
|
|
};
|
||
|
|
|
||
|
|
static const struct sunxi_pinctrl_desc sun50i_h6_r_pinctrl_data = {
|
||
|
|
.pins = sun50i_h6_r_pins,
|
||
|
|
.npins = ARRAY_SIZE(sun50i_h6_r_pins),
|
||
|
|
.pin_base = PL_BASE,
|
||
|
|
.irq_banks = 2,
|
||
|
|
.io_bias_cfg_variant = BIAS_VOLTAGE_PIO_POW_MODE_SEL,
|
||
|
|
};
|
||
|
|
|
||
|
|
static int sun50i_h6_r_pinctrl_probe(struct platform_device *pdev)
|
||
|
|
{
|
||
|
|
return sunxi_pinctrl_init(pdev,
|
||
|
|
&sun50i_h6_r_pinctrl_data);
|
||
|
|
}
|
||
|
|
|
||
|
|
static const struct of_device_id sun50i_h6_r_pinctrl_match[] = {
|
||
|
|
{ .compatible = "allwinner,sun50i-h6-r-pinctrl", },
|
||
|
|
{}
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct platform_driver sun50i_h6_r_pinctrl_driver = {
|
||
|
|
.probe = sun50i_h6_r_pinctrl_probe,
|
||
|
|
.driver = {
|
||
|
|
.name = "sun50i-h6-r-pinctrl",
|
||
|
|
.of_match_table = sun50i_h6_r_pinctrl_match,
|
||
|
|
},
|
||
|
|
};
|
||
|
|
builtin_platform_driver(sun50i_h6_r_pinctrl_driver);
|