50 lines
1.3 KiB
C
50 lines
1.3 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
||
|
|
/*
|
||
|
|
* Intel Low Power Subsystem PWM controller driver
|
||
|
|
*
|
||
|
|
* Copyright (C) 2014, Intel Corporation
|
||
|
|
*
|
||
|
|
* Derived from the original pwm-lpss.c
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __PWM_LPSS_H
|
||
|
|
#define __PWM_LPSS_H
|
||
|
|
|
||
|
|
#include <linux/device.h>
|
||
|
|
#include <linux/pwm.h>
|
||
|
|
|
||
|
|
#define MAX_PWMS 4
|
||
|
|
|
||
|
|
struct pwm_lpss_chip {
|
||
|
|
struct pwm_chip chip;
|
||
|
|
void __iomem *regs;
|
||
|
|
const struct pwm_lpss_boardinfo *info;
|
||
|
|
};
|
||
|
|
|
||
|
|
struct pwm_lpss_boardinfo {
|
||
|
|
unsigned long clk_rate;
|
||
|
|
unsigned int npwm;
|
||
|
|
unsigned long base_unit_bits;
|
||
|
|
/*
|
||
|
|
* Some versions of the IP may stuck in the state machine if enable
|
||
|
|
* bit is not set, and hence update bit will show busy status till
|
||
|
|
* the reset. For the rest it may be otherwise.
|
||
|
|
*/
|
||
|
|
bool bypass;
|
||
|
|
/*
|
||
|
|
* On some devices the _PS0/_PS3 AML code of the GPU (GFX0) device
|
||
|
|
* messes with the PWM0 controllers state,
|
||
|
|
*/
|
||
|
|
bool other_devices_aml_touches_pwm_regs;
|
||
|
|
};
|
||
|
|
|
||
|
|
extern const struct pwm_lpss_boardinfo pwm_lpss_byt_info;
|
||
|
|
extern const struct pwm_lpss_boardinfo pwm_lpss_bsw_info;
|
||
|
|
extern const struct pwm_lpss_boardinfo pwm_lpss_bxt_info;
|
||
|
|
extern const struct pwm_lpss_boardinfo pwm_lpss_tng_info;
|
||
|
|
|
||
|
|
struct pwm_lpss_chip *pwm_lpss_probe(struct device *dev, void __iomem *base,
|
||
|
|
const struct pwm_lpss_boardinfo *info);
|
||
|
|
|
||
|
|
#endif /* __PWM_LPSS_H */
|