55 lines
1.5 KiB
C
55 lines
1.5 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0 */
|
||
|
|
/*
|
||
|
|
* This header provides clock numbers for the ingenic,x1000-cgu DT binding.
|
||
|
|
*
|
||
|
|
* They are roughly ordered as:
|
||
|
|
* - external clocks
|
||
|
|
* - PLLs
|
||
|
|
* - muxes/dividers in the order they appear in the x1000 programmers manual
|
||
|
|
* - gates in order of their bit in the CLKGR* registers
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __DT_BINDINGS_CLOCK_X1000_CGU_H__
|
||
|
|
#define __DT_BINDINGS_CLOCK_X1000_CGU_H__
|
||
|
|
|
||
|
|
#define X1000_CLK_EXCLK 0
|
||
|
|
#define X1000_CLK_RTCLK 1
|
||
|
|
#define X1000_CLK_APLL 2
|
||
|
|
#define X1000_CLK_MPLL 3
|
||
|
|
#define X1000_CLK_OTGPHY 4
|
||
|
|
#define X1000_CLK_SCLKA 5
|
||
|
|
#define X1000_CLK_CPUMUX 6
|
||
|
|
#define X1000_CLK_CPU 7
|
||
|
|
#define X1000_CLK_L2CACHE 8
|
||
|
|
#define X1000_CLK_AHB0 9
|
||
|
|
#define X1000_CLK_AHB2PMUX 10
|
||
|
|
#define X1000_CLK_AHB2 11
|
||
|
|
#define X1000_CLK_PCLK 12
|
||
|
|
#define X1000_CLK_DDR 13
|
||
|
|
#define X1000_CLK_MAC 14
|
||
|
|
#define X1000_CLK_LCD 15
|
||
|
|
#define X1000_CLK_MSCMUX 16
|
||
|
|
#define X1000_CLK_MSC0 17
|
||
|
|
#define X1000_CLK_MSC1 18
|
||
|
|
#define X1000_CLK_OTG 19
|
||
|
|
#define X1000_CLK_SSIPLL 20
|
||
|
|
#define X1000_CLK_SSIPLL_DIV2 21
|
||
|
|
#define X1000_CLK_SSIMUX 22
|
||
|
|
#define X1000_CLK_EMC 23
|
||
|
|
#define X1000_CLK_EFUSE 24
|
||
|
|
#define X1000_CLK_SFC 25
|
||
|
|
#define X1000_CLK_I2C0 26
|
||
|
|
#define X1000_CLK_I2C1 27
|
||
|
|
#define X1000_CLK_I2C2 28
|
||
|
|
#define X1000_CLK_UART0 29
|
||
|
|
#define X1000_CLK_UART1 30
|
||
|
|
#define X1000_CLK_UART2 31
|
||
|
|
#define X1000_CLK_TCU 32
|
||
|
|
#define X1000_CLK_SSI 33
|
||
|
|
#define X1000_CLK_OST 34
|
||
|
|
#define X1000_CLK_PDMA 35
|
||
|
|
#define X1000_CLK_EXCLK_DIV512 36
|
||
|
|
#define X1000_CLK_RTC 37
|
||
|
|
|
||
|
|
#endif /* __DT_BINDINGS_CLOCK_X1000_CGU_H__ */
|