254 lines
6.7 KiB
C
254 lines
6.7 KiB
C
|
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) */
|
||
|
|
/*
|
||
|
|
* This file is provided under a dual BSD/GPLv2 license. When using or
|
||
|
|
* redistributing this file, you may do so under either license.
|
||
|
|
*
|
||
|
|
* Copyright(c) 2021 Advanced Micro Devices, Inc. All rights reserved.
|
||
|
|
*
|
||
|
|
* Author: Ajit Kumar Pandey <AjitKumar.Pandey@amd.com>
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __AMD_ACP_H
|
||
|
|
#define __AMD_ACP_H
|
||
|
|
|
||
|
|
#include <sound/pcm.h>
|
||
|
|
#include <sound/soc.h>
|
||
|
|
#include <sound/soc-acpi.h>
|
||
|
|
#include <sound/soc-dai.h>
|
||
|
|
|
||
|
|
#include "chip_offset_byte.h"
|
||
|
|
|
||
|
|
#define ACP3X_DEV 3
|
||
|
|
#define ACP6X_DEV 6
|
||
|
|
|
||
|
|
#define DMIC_INSTANCE 0x00
|
||
|
|
#define I2S_SP_INSTANCE 0x01
|
||
|
|
#define I2S_BT_INSTANCE 0x02
|
||
|
|
#define I2S_HS_INSTANCE 0x03
|
||
|
|
|
||
|
|
#define MEM_WINDOW_START 0x4080000
|
||
|
|
|
||
|
|
#define ACP_I2S_REG_START 0x1242400
|
||
|
|
#define ACP_I2S_REG_END 0x1242810
|
||
|
|
#define ACP3x_I2STDM_REG_START 0x1242400
|
||
|
|
#define ACP3x_I2STDM_REG_END 0x1242410
|
||
|
|
#define ACP3x_BT_TDM_REG_START 0x1242800
|
||
|
|
#define ACP3x_BT_TDM_REG_END 0x1242810
|
||
|
|
|
||
|
|
#define THRESHOLD(bit, base) ((bit) + (base))
|
||
|
|
#define I2S_RX_THRESHOLD(base) THRESHOLD(7, base)
|
||
|
|
#define I2S_TX_THRESHOLD(base) THRESHOLD(8, base)
|
||
|
|
#define BT_TX_THRESHOLD(base) THRESHOLD(6, base)
|
||
|
|
#define BT_RX_THRESHOLD(base) THRESHOLD(5, base)
|
||
|
|
#define HS_TX_THRESHOLD(base) THRESHOLD(4, base)
|
||
|
|
#define HS_RX_THRESHOLD(base) THRESHOLD(3, base)
|
||
|
|
|
||
|
|
#define ACP_SRAM_SP_PB_PTE_OFFSET 0x0
|
||
|
|
#define ACP_SRAM_SP_CP_PTE_OFFSET 0x100
|
||
|
|
#define ACP_SRAM_BT_PB_PTE_OFFSET 0x200
|
||
|
|
#define ACP_SRAM_BT_CP_PTE_OFFSET 0x300
|
||
|
|
#define ACP_SRAM_PDM_PTE_OFFSET 0x400
|
||
|
|
#define ACP_SRAM_HS_PB_PTE_OFFSET 0x500
|
||
|
|
#define ACP_SRAM_HS_CP_PTE_OFFSET 0x600
|
||
|
|
#define PAGE_SIZE_4K_ENABLE 0x2
|
||
|
|
|
||
|
|
#define I2S_SP_TX_MEM_WINDOW_START 0x4000000
|
||
|
|
#define I2S_SP_RX_MEM_WINDOW_START 0x4020000
|
||
|
|
#define I2S_BT_TX_MEM_WINDOW_START 0x4040000
|
||
|
|
#define I2S_BT_RX_MEM_WINDOW_START 0x4060000
|
||
|
|
#define I2S_HS_TX_MEM_WINDOW_START 0x40A0000
|
||
|
|
#define I2S_HS_RX_MEM_WINDOW_START 0x40C0000
|
||
|
|
|
||
|
|
#define SP_PB_FIFO_ADDR_OFFSET 0x500
|
||
|
|
#define SP_CAPT_FIFO_ADDR_OFFSET 0x700
|
||
|
|
#define BT_PB_FIFO_ADDR_OFFSET 0x900
|
||
|
|
#define BT_CAPT_FIFO_ADDR_OFFSET 0xB00
|
||
|
|
#define HS_PB_FIFO_ADDR_OFFSET 0xD00
|
||
|
|
#define HS_CAPT_FIFO_ADDR_OFFSET 0xF00
|
||
|
|
#define PLAYBACK_MIN_NUM_PERIODS 2
|
||
|
|
#define PLAYBACK_MAX_NUM_PERIODS 8
|
||
|
|
#define PLAYBACK_MAX_PERIOD_SIZE 8192
|
||
|
|
#define PLAYBACK_MIN_PERIOD_SIZE 1024
|
||
|
|
#define CAPTURE_MIN_NUM_PERIODS 2
|
||
|
|
#define CAPTURE_MAX_NUM_PERIODS 8
|
||
|
|
#define CAPTURE_MAX_PERIOD_SIZE 8192
|
||
|
|
#define CAPTURE_MIN_PERIOD_SIZE 1024
|
||
|
|
|
||
|
|
#define MAX_BUFFER 65536
|
||
|
|
#define MIN_BUFFER MAX_BUFFER
|
||
|
|
#define FIFO_SIZE 0x100
|
||
|
|
#define DMA_SIZE 0x40
|
||
|
|
#define FRM_LEN 0x100
|
||
|
|
|
||
|
|
#define ACP3x_ITER_IRER_SAMP_LEN_MASK 0x38
|
||
|
|
|
||
|
|
#define ACP_MAX_STREAM 8
|
||
|
|
|
||
|
|
#define TDM_ENABLE 1
|
||
|
|
#define TDM_DISABLE 0
|
||
|
|
|
||
|
|
#define SLOT_WIDTH_8 0x8
|
||
|
|
#define SLOT_WIDTH_16 0x10
|
||
|
|
#define SLOT_WIDTH_24 0x18
|
||
|
|
#define SLOT_WIDTH_32 0x20
|
||
|
|
|
||
|
|
struct acp_chip_info {
|
||
|
|
char *name; /* Platform name */
|
||
|
|
unsigned int acp_rev; /* ACP Revision id */
|
||
|
|
void __iomem *base; /* ACP memory PCI base */
|
||
|
|
};
|
||
|
|
|
||
|
|
struct acp_stream {
|
||
|
|
struct list_head list;
|
||
|
|
struct snd_pcm_substream *substream;
|
||
|
|
int irq_bit;
|
||
|
|
int dai_id;
|
||
|
|
int id;
|
||
|
|
int dir;
|
||
|
|
u64 bytescount;
|
||
|
|
u32 reg_offset;
|
||
|
|
u32 pte_offset;
|
||
|
|
u32 fifo_offset;
|
||
|
|
};
|
||
|
|
|
||
|
|
struct acp_resource {
|
||
|
|
int offset;
|
||
|
|
int no_of_ctrls;
|
||
|
|
int irqp_used;
|
||
|
|
bool soc_mclk;
|
||
|
|
u32 irq_reg_offset;
|
||
|
|
u32 i2s_pin_cfg_offset;
|
||
|
|
int i2s_mode;
|
||
|
|
u64 scratch_reg_offset;
|
||
|
|
u64 sram_pte_offset;
|
||
|
|
};
|
||
|
|
|
||
|
|
struct acp_dev_data {
|
||
|
|
char *name;
|
||
|
|
struct device *dev;
|
||
|
|
void __iomem *acp_base;
|
||
|
|
unsigned int i2s_irq;
|
||
|
|
|
||
|
|
bool tdm_mode;
|
||
|
|
/* SOC specific dais */
|
||
|
|
struct snd_soc_dai_driver *dai_driver;
|
||
|
|
int num_dai;
|
||
|
|
|
||
|
|
struct list_head stream_list;
|
||
|
|
spinlock_t acp_lock;
|
||
|
|
|
||
|
|
struct snd_soc_acpi_mach *machines;
|
||
|
|
struct platform_device *mach_dev;
|
||
|
|
|
||
|
|
u32 bclk_div;
|
||
|
|
u32 lrclk_div;
|
||
|
|
|
||
|
|
struct acp_resource *rsrc;
|
||
|
|
u32 tdm_tx_fmt[3];
|
||
|
|
u32 tdm_rx_fmt[3];
|
||
|
|
};
|
||
|
|
|
||
|
|
union acp_i2stdm_mstrclkgen {
|
||
|
|
struct {
|
||
|
|
u32 i2stdm_master_mode : 1;
|
||
|
|
u32 i2stdm_format_mode : 1;
|
||
|
|
u32 i2stdm_lrclk_div_val : 9;
|
||
|
|
u32 i2stdm_bclk_div_val : 11;
|
||
|
|
u32:10;
|
||
|
|
} bitfields, bits;
|
||
|
|
u32 u32_all;
|
||
|
|
};
|
||
|
|
|
||
|
|
extern const struct snd_soc_dai_ops asoc_acp_cpu_dai_ops;
|
||
|
|
extern const struct snd_soc_dai_ops acp_dmic_dai_ops;
|
||
|
|
|
||
|
|
int asoc_acp_i2s_probe(struct snd_soc_dai *dai);
|
||
|
|
int acp_platform_register(struct device *dev);
|
||
|
|
int acp_platform_unregister(struct device *dev);
|
||
|
|
|
||
|
|
int acp_machine_select(struct acp_dev_data *adata);
|
||
|
|
|
||
|
|
/* Machine configuration */
|
||
|
|
int snd_amd_acp_find_config(struct pci_dev *pci);
|
||
|
|
|
||
|
|
static inline u64 acp_get_byte_count(struct acp_dev_data *adata, int dai_id, int direction)
|
||
|
|
{
|
||
|
|
u64 byte_count = 0, low = 0, high = 0;
|
||
|
|
|
||
|
|
if (direction == SNDRV_PCM_STREAM_PLAYBACK) {
|
||
|
|
switch (dai_id) {
|
||
|
|
case I2S_BT_INSTANCE:
|
||
|
|
high = readl(adata->acp_base + ACP_BT_TX_LINEARPOSITIONCNTR_HIGH);
|
||
|
|
low = readl(adata->acp_base + ACP_BT_TX_LINEARPOSITIONCNTR_LOW);
|
||
|
|
break;
|
||
|
|
case I2S_SP_INSTANCE:
|
||
|
|
high = readl(adata->acp_base + ACP_I2S_TX_LINEARPOSITIONCNTR_HIGH);
|
||
|
|
low = readl(adata->acp_base + ACP_I2S_TX_LINEARPOSITIONCNTR_LOW);
|
||
|
|
break;
|
||
|
|
case I2S_HS_INSTANCE:
|
||
|
|
high = readl(adata->acp_base + ACP_HS_TX_LINEARPOSITIONCNTR_HIGH);
|
||
|
|
low = readl(adata->acp_base + ACP_HS_TX_LINEARPOSITIONCNTR_LOW);
|
||
|
|
break;
|
||
|
|
default:
|
||
|
|
dev_err(adata->dev, "Invalid dai id %x\n", dai_id);
|
||
|
|
goto POINTER_RETURN_BYTES;
|
||
|
|
}
|
||
|
|
} else {
|
||
|
|
switch (dai_id) {
|
||
|
|
case I2S_BT_INSTANCE:
|
||
|
|
high = readl(adata->acp_base + ACP_BT_RX_LINEARPOSITIONCNTR_HIGH);
|
||
|
|
low = readl(adata->acp_base + ACP_BT_RX_LINEARPOSITIONCNTR_LOW);
|
||
|
|
break;
|
||
|
|
case I2S_SP_INSTANCE:
|
||
|
|
high = readl(adata->acp_base + ACP_I2S_RX_LINEARPOSITIONCNTR_HIGH);
|
||
|
|
low = readl(adata->acp_base + ACP_I2S_RX_LINEARPOSITIONCNTR_LOW);
|
||
|
|
break;
|
||
|
|
case I2S_HS_INSTANCE:
|
||
|
|
high = readl(adata->acp_base + ACP_HS_RX_LINEARPOSITIONCNTR_HIGH);
|
||
|
|
low = readl(adata->acp_base + ACP_HS_RX_LINEARPOSITIONCNTR_LOW);
|
||
|
|
break;
|
||
|
|
case DMIC_INSTANCE:
|
||
|
|
high = readl(adata->acp_base + ACP_WOV_RX_LINEARPOSITIONCNTR_HIGH);
|
||
|
|
low = readl(adata->acp_base + ACP_WOV_RX_LINEARPOSITIONCNTR_LOW);
|
||
|
|
break;
|
||
|
|
default:
|
||
|
|
dev_err(adata->dev, "Invalid dai id %x\n", dai_id);
|
||
|
|
goto POINTER_RETURN_BYTES;
|
||
|
|
}
|
||
|
|
}
|
||
|
|
/* Get 64 bit value from two 32 bit registers */
|
||
|
|
byte_count = (high << 32) | low;
|
||
|
|
|
||
|
|
POINTER_RETURN_BYTES:
|
||
|
|
return byte_count;
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline void acp_set_i2s_clk(struct acp_dev_data *adata, int dai_id)
|
||
|
|
{
|
||
|
|
union acp_i2stdm_mstrclkgen mclkgen;
|
||
|
|
u32 master_reg;
|
||
|
|
|
||
|
|
switch (dai_id) {
|
||
|
|
case I2S_SP_INSTANCE:
|
||
|
|
master_reg = ACP_I2STDM0_MSTRCLKGEN;
|
||
|
|
break;
|
||
|
|
case I2S_BT_INSTANCE:
|
||
|
|
master_reg = ACP_I2STDM1_MSTRCLKGEN;
|
||
|
|
break;
|
||
|
|
case I2S_HS_INSTANCE:
|
||
|
|
master_reg = ACP_I2STDM2_MSTRCLKGEN;
|
||
|
|
break;
|
||
|
|
default:
|
||
|
|
master_reg = ACP_I2STDM0_MSTRCLKGEN;
|
||
|
|
break;
|
||
|
|
}
|
||
|
|
|
||
|
|
mclkgen.bits.i2stdm_master_mode = 0x1;
|
||
|
|
mclkgen.bits.i2stdm_format_mode = 0x00;
|
||
|
|
|
||
|
|
mclkgen.bits.i2stdm_bclk_div_val = adata->bclk_div;
|
||
|
|
mclkgen.bits.i2stdm_lrclk_div_val = adata->lrclk_div;
|
||
|
|
writel(mclkgen.u32_all, adata->acp_base + master_reg);
|
||
|
|
}
|
||
|
|
#endif
|