04f4915424
The M2Sxxx SoC family can only be used with Cortex-M3.
Propagating the CPU type from the board level is pointless.
Hard-code the CPU type at the SoC level.
Remove the now ignored MachineClass::default_cpu_type field.
Use the common code introduced in commit c9cf636d48 ("machine: Add
a valid_cpu_types property") to check for valid CPU type at the
board level.
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Message-id: 20240129151828.59544-6-philmd@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
74 lines
2.1 KiB
C
74 lines
2.1 KiB
C
/*
|
|
* Microsemi Smartfusion2 SoC
|
|
*
|
|
* Copyright (c) 2017 Subbaraya Sundeep <sundeep.lkml@gmail.com>
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef HW_ARM_MSF2_SOC_H
|
|
#define HW_ARM_MSF2_SOC_H
|
|
|
|
#include "hw/arm/armv7m.h"
|
|
#include "hw/timer/mss-timer.h"
|
|
#include "hw/misc/msf2-sysreg.h"
|
|
#include "hw/ssi/mss-spi.h"
|
|
#include "hw/net/msf2-emac.h"
|
|
#include "hw/clock.h"
|
|
#include "qom/object.h"
|
|
|
|
#define TYPE_MSF2_SOC "msf2-soc"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(MSF2State, MSF2_SOC)
|
|
|
|
#define MSF2_NUM_SPIS 2
|
|
#define MSF2_NUM_UARTS 2
|
|
|
|
/*
|
|
* System timer consists of two programmable 32-bit
|
|
* decrementing counters that generate individual interrupts to
|
|
* the Cortex-M3 processor
|
|
*/
|
|
#define MSF2_NUM_TIMERS 2
|
|
|
|
struct MSF2State {
|
|
SysBusDevice parent_obj;
|
|
|
|
ARMv7MState armv7m;
|
|
|
|
char *part_name;
|
|
uint64_t envm_size;
|
|
uint64_t esram_size;
|
|
|
|
Clock *m3clk;
|
|
Clock *refclk;
|
|
uint8_t apb0div;
|
|
uint8_t apb1div;
|
|
|
|
MSF2SysregState sysreg;
|
|
MSSTimerState timer;
|
|
MSSSpiState spi[MSF2_NUM_SPIS];
|
|
MSF2EmacState emac;
|
|
|
|
MemoryRegion nvm;
|
|
MemoryRegion nvm_alias;
|
|
MemoryRegion sram;
|
|
};
|
|
|
|
#endif
|