BALATON Zoltan 5fd257f599 target/ppc: Remove id_tlbs flag from CPU env
This flag for split instruction/data TLBs is only set for 6xx soft TLB
MMU model and not used otherwise so no need to have a separate flag
for that.

Reviewed-by: Nicholas Piggin <npiggin@gmail.com>
Signed-off-by: BALATON Zoltan <balaton@eik.bme.hu>
Signed-off-by: Nicholas Piggin <npiggin@gmail.com>
2024-05-24 09:43:11 +10:00
..
2024-02-02 16:23:47 +00:00
2023-06-05 20:48:34 +02:00
2024-02-23 23:24:42 +10:00
2023-06-05 20:48:34 +02:00
2023-06-05 20:48:34 +02:00
2023-02-08 07:28:05 +01:00
2022-10-17 16:15:09 -03:00
2023-12-30 07:38:06 +11:00
2023-12-30 07:38:06 +11:00
2023-12-30 07:38:06 +11:00
2023-12-30 07:38:06 +11:00
2023-12-30 07:38:06 +11:00
2023-12-30 07:38:06 +11:00
2023-12-30 07:38:06 +11:00
2024-05-24 08:57:50 +10:00