Andrew Jeffery 333b9c8a68 aspeed: Implement write-1-{set, clear} for AST2500 strapping
The AST2500 SoC family changes the runtime behaviour of the hardware
strapping register (SCU70) to write-1-set/write-1-clear, with
write-1-clear implemented on the "read-only" SoC revision register
(SCU7C). For the the AST2400, the hardware strapping is
runtime-configured with read-modify-write semantics.

Signed-off-by: Andrew Jeffery <andrew@aj.id.au>
Reviewed-by: Joel Stanley <joel@jms.id.au>
Message-id: 20180709143524.17480-1-andrew@aj.id.au
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2018-07-16 17:18:41 +01:00
..
2016-10-04 13:28:07 +01:00
2017-01-27 18:07:59 +01:00
2018-07-09 14:20:57 -03:00
2016-05-18 15:04:27 +03:00
2018-02-09 05:05:11 +01:00
2018-05-23 03:14:40 +03:00
2018-02-09 05:05:11 +01:00
2018-07-03 14:59:27 +01:00
2018-06-29 18:29:15 +01:00
2018-06-27 13:01:40 +01:00
2018-02-09 05:05:11 +01:00
2017-01-27 18:07:59 +01:00
2018-06-01 14:15:10 +02:00
2017-06-01 18:49:22 +02:00